PCB manufacturing PCB manufacturing
Home > Blog

surface finish

What Does J-STD-003 Reveal About PCB Solderability?
Friday, September 11th, 2026

J-STD-003 addresses the solderability of bare printed circuit boards: whether the exposed surfaces intended for soldering can be wetted by molten solder. For your PCB project, that matters before components reach the assembly line. At EBest Circuit (Best Technology), we connect PCB fabrication and assembly support so that the board finish, component layout and soldering process are considered together.

J-STD-003 PCB solderability concept illustration showing exposed pads and plated-through holes

What Is J-STD-003?

IPC J-STD-003 (also written IPC J STD 003 or J STD 003) is the solderability test standard for printed boards. Its subject is the board’s exposed conductors, attachment lands and plated-through holes, rather than component leads or completed solder joints.

Solderability testing helps separate a surface-wetting problem from an assembly-process problem. A satisfactory bare-board result does not prove that every joint will form correctly during production: solder paste deposition, component placement and the thermal profile remain separate parts of assembly quality.

Why Can a PCB Look Clean but Solder Poorly?

A clean-looking pad is not necessarily a readily wettable pad. Thin oxidation or contamination can interfere with the solder-to-metal interface without producing an obvious defect in an ordinary board photograph.

On our FR4 printed circuit boards, the solderable features include both surface-mount pads and connection points for through-hole parts. If solder withdraws from a pad, the resulting connection can be incomplete even though the copper circuit passes an electrical continuity test. Continuity and wettability answer different questions.

Appearance also depends on the solder alloy. Lead-free solder does not necessarily spread or look like tin-lead solder, so a comparison based only on shininess can be misleading. The important distinction is whether the intended metal surface has been wetted under the applicable test conditions.

Which Solderability Test Methods Are Used?

J-STD-003D includes visual evaluation methods and wetting-force measurement. The method must suit the board features being assessed.

Method familyMain evaluation
Edge dipWetting of exposed surface conductors
Surface-mount simulationWetting of surface-mount lands
Wave solder or solder floatSolderability of plated-through-hole features
Wetting balanceWetting behavior recorded as force over time

For a board carrying both fine-pitch components and connectors, a surface-pad observation cannot answer every question about the holes. Likewise, a test on an unrelated reference board cannot establish the condition of your production lot. Representative material and the agreed evaluation method are essential to a useful result.

What Does a Wetting Balance Test Measure?

A wetting balance test records the force acting on a specimen as it contacts molten solder. The force-time response shows how wetting develops, adding information that a photograph taken after cooling cannot provide.

Conceptual wetting balance test with a PCB coupon, solder bath and illustrative force-time curve

The response reflects surface tension, buoyancy and the developing solder meniscus. Test temperature, alloy, flux and specimen geometry affect the signal; curves obtained under different conditions are not automatically comparable. The illustration shows the measurement principle, not a measured result or a pass/fail limit.

For a difficult-to-solder pad, this measurement can help investigate delayed or weak wetting. It does not identify the root cause by itself, and it does not replace examination of the finish or the actual assembly process.

How Do Nonwetting and Dewetting Differ?

Nonwetting means solder has not formed the intended wetted interface. Dewetting describes solder withdrawing after initially covering an area, leaving an uneven coating. Both can reduce useful solder coverage, but they describe different behavior.

ObservationWhat it suggestsWhat it does not prove
Solder beads beside an uncovered padPossible nonwetting of that surfaceThat the PCB finish is the sole cause
Irregular solder islands after coverage recedesPossible dewettingA specific contamination source without further analysis
Smooth-looking solder on only part of the featureIncomplete coverage still needs evaluationAcceptance based on appearance alone

For an assembly defect, the PCB pad and the component termination should be distinguished. A board can have satisfactory solderability while a component lead has a separate surface problem. Adding more heat or flux without identifying the affected interface can damage the assembly rather than resolve the cause.

How Does PCB Surface Finish Affect Solderability?

The surface finish protects exposed copper and establishes the surface presented to the soldering process. ENIG, OSP, immersion silver, immersion tin and HASL use different protection systems, so the finish name alone cannot describe every assembly constraint.

Conceptual comparison of an ENIG plated pad and an OSP protected copper pad before soldering
FinishRelevance to assemblyProject consideration
ENIGFlat nickel-gold finish for component landsFinish integrity and the planned soldering sequence
OSPOrganic protection over copper without a raised solder coatingHandling, storage and cumulative thermal exposure
Immersion silver or tinThin metallic protection on exposed copperPackaging and finish-specific assembly conditions
HASL or lead-free HASLSolder coating on exposed featuresPad planarity and alloy compatibility

For our HDI boards, fine-pitch pad geometry makes surface planarity and solder-paste deposition particularly relevant. A readily wettable finish cannot compensate for a stencil opening that delivers too little paste. Our finish options include ENIG, ENEPIG, OSP, immersion silver, immersion tin and lead-free HASL; we match the available construction to your board and assembly requirements.

Can Storage and Repeated Heating Change the Result?

Yes. The condition of a solderable surface can change between fabrication and assembly. Packaging, handling and thermal exposure therefore matter alongside the original finish selection.

A double-sided assembly may expose the second-side pads to heat before they are soldered. A later selective-soldering operation adds another thermal stage. These histories differ from soldering a fresh, unheated specimen, and their effect depends on the finish and process.

For boards held in storage, the production date alone is not a complete description of their condition. Whether the original packaging stayed intact and whether surfaces were exposed to contamination are also relevant. Baking should not be treated as a universal way to restore solderability: a moisture-removal step cannot simply reverse oxidation or damaged surface chemistry.

Is J-STD-003 Class 3 the Same as Coating Durability?

No. J-STD-003 Class 3 concerns the product classification; coating durability is a separate rating. A higher product class does not automatically specify an aging treatment.

In J-STD-003D, coating-durability notation differs between Pb-containing and Pb-free finishes. Category 2 or Category 3 terminology must not be exchanged blindly with the lettered categories for another finish system. Your specified revision and finish determine the applicable requirements.

What Is the J-STD-003 Latest Revision?

The J STD 003 latest revision listed when this article was checked in September 2026 is J-STD-003D. Older J-STD-003B and J-STD-003C references still appear in drawings and search results; they should not be treated as interchangeable editions.

If an existing design calls for an earlier revision, changing its acceptance basis is an engineering decision, not just a document-name update. We work from the agreed fabrication requirements rather than silently substituting a newer edition.

How Is J-STD-003 Different from J-STD-002 and J-STD-001?

The main difference is what is being evaluated: the bare board, the component connection surface, or the assembled soldered connection. The related standards are complementary, not substitutes.

StandardPrimary subject
J-STD-003Printed-board solderability
J-STD-002Solderability of component leads, terminations and related connection surfaces
J-STD-001Requirements for soldered electrical and electronic assemblies
J-STD-004Soldering flux requirements
J-STD-005 / J-STD-006Solder paste / electronic-grade solder alloys and related forms

For example, a connector joint joins a board barrel to a component pin. Evaluating the barrel does not establish the pin’s solderability, while evaluating both surfaces still leaves the production soldering process to be controlled. This is why one bare-board test result cannot stand in for complete assembly acceptance.

How Do We Connect Bare-Board Quality with PCB Assembly?

We provide PCB fabrication and PCB assembly services, including SMT, through-hole and mixed assembly. This lets us consider the solderable board surface together with the components and the planned assembly sequence.

Concept illustration showing the same PCB layout before and after surface-mount and through-hole assembly

Our FR4 manufacturing capability extends to 32 layers, with the final construction subject to engineering review. For a multilayer controller with dense surface-mount parts and through-hole connectors, the board stack-up, pad finish and thermal demands all affect how fabrication and assembly fit together. We review these requirements as a connected PCB project, not as an isolated finish choice.

Discuss your J-STD-003 requirement with our engineering team at sales@bestpcbs.com. We can review the fabrication drawing, surface finish and assembly plan, and confirm the applicable project requirements before production. Any dedicated test method, sampling arrangement or report requirement must be agreed for that project.

You may also like

Do You Know How Does the ENEPIG Working for Wire Bonding Circuit Boards?
Friday, November 10th, 2023

The electronics industry has continuously pursued smaller and faster electronic products with increased functionality. To meet these demands, the electronic packaging industry has focused on developing more advanced packaging methods, aiming to increase the density of components on a circuit board while integrating multiple functions into a densely package.

The increasing density of packaging and interconnection has driven the progression of assembly methods from through-hole technology (THT) to surface-mount technology (SMT). Additionally, the use of wire bonding to connect chips to substrates has become more prevalent. The adoption of smaller interconnect pitches and chip-scale packaging (CSP) has further increased component density, while multi-chip modules (MCM) and system-in-package (SiP) have enabled the integration of more functions on a single package.

This post describes the key factors affecting the reliability of interconnections, with a particular focus on the specific properties of surface-treated wire bonding, emphasizing the selection of wire bonding surface treatments.

Selection of Surface Treatment for Wire Bonding

While electroless nickel gold provides excellent performance for wire bonding, it has three main drawbacks that hinder its application in cutting-edge technologies:

1. The relatively high demand for gold layer thickness leads to lengthy process costs.

2. Thick gold layers are prone to the formation of weak tin-gold intermetallic compounds (IMC), reducing the reliability of solder joints. To enhance solder joint reliability, alternative surface treatments may be used, but this increases additional process costs.

3. The electroplating process requires the use of electroplating lines, limiting the design freedom and wiring density of the packaging substrate.

The limitations posed by electroplated nickel-gold provide an opportunity for the adoption of chemical plating. The techniques of chemical plating include Electroless Nickel Immersion Gold (ENIG), Electroless Nickel Electroless Gold (ENEG), and Electroless Nickel Palladium Immersion Gold (ENEPIG).

Among these three options, ENIG is generally unproblematic due to its lack of high reliability in gold wire bonding properties (although it has been used in some low-end consumer products). On the other hand, ENEG shares the high production cost and presents complex challenges in terms of the manufacturing process, similar to electroplated nickel-gold.

ENEPIG was initially introduced in the late 1990s, its market acceptance was delayed until around the year 2000 due to fluctuations in palladium metal prices (which were inflated to unreasonable levels around 2000). However, ENEPIG can meet the requirements of many new packaging applications, providing reliable performance and conform to lead-free/ROHS requirements, with a recent strong surge in market demand.

In addition to the advantages in packaging reliability, the cost of ENEPIG is another benefit. With the recent rise in gold prices surpassing US$800/oz, it becomes challenging to control costs for electronic products requiring thick gold plating. The price of palladium (US$300/oz), relative to gold, is less than half, making palladium a cost-effective alternative with surface-related advantages.

Comparison of Surface Treatments

Up to now, for printed circuit boards accommodating fine-pitch QFP/BGA components, there are primarily four lead-free surface treatments:

Immersion Tin (IT)

Immersion Silver (IAg)

Organic Solderability Preservatives (OSP)

Electroless Nickel Immersion Gold (ENIG)

The table below compares these four surface treatments with ENEPIG. Among these surface treatments, none can simultaneously meet all the requirements of lead-free assembly processes, especially when considering multiple reflow experiences, pre-assembly shelf life, and gold wire bonding experiences. In contrast, ENEPIG offers good shelf life, solder joint reliability, gold wire bonding capability, and can serve as a touch button surface, providing surface-related advantages. Moreover, in the final gold replacement deposition reaction, the chemical palladium layer in ENEPIG works to protect the nickel layer, avoiding excessive corrosion during gold replacement.

(Table 1 – Comparison_of_Different_Surface_Treatment_Performances)

What Are Advantages of ENEPIG?

ENEPIG has several crucial advantages, demonstrating reliable solderability and gold wire bonding concurrently. The key benefits are outlined as follows:

  • Prevention of “Black Nickel Problem” – The absence of gold replacement attacking nickel on the surface prevents interfacial corrosion.
  • The chemical palladium layer acts as a barrier, preventing copper from diffusing to the surface, ensuring satisfactory solderability.
  • Palladium layer enable to completely dissolves in the solder, preventing the exposure of a high-phosphorus layer at the alloy interface. After the dissolution of the chemical palladium layer, the chemical nickel layer is revealed, forming a satisfactory nickel-tin alloy.
  • Capability to Withstand Multiple Lead-Free Reflow Cycles
  • Excellent Gold Wire Bonding Properties

These advantages make ENEPIG a preferred choice in various applications, ensuring reliable performance in both soldering and wire bonding processes while offering cost efficiency. As a one-stop PCB supplier in Asia, EBest Circuit (Best Technology) possesses advanced technology and high-tech manufacturing equipment that can meet the “multi-variety, small volume, high quality, strong capability, short delivery” requirements. Welcome to contact us if you are going to find a reliable circuit board manufacturer.

You may also like

How to choose surface finish on Printed Circuit Board?
Saturday, December 17th, 2022

When finish the PCB design, we should choose a suitable surface finish to protect traces from corrosion. Nowadays, the most popular surface treatments for PCB manufacturer to use are HASL/LF HASL, OSP and ENIG.

Different surface treatment has its unique functionality and the cost also is different. This article we will show you the pros and cons of the three surface finishing which use while the PCB manufacturing process.

HASL Surface Finish

HASL (Hot Air Solder Level) can be known as tin-lead HASL and lead-free HASL, it was the mainstream surface treatment technology in the 1980s, but with the increased of “small and high density” demands in PCB, there are less and less circuit boards use the HASL technology because it will cause the defective products due to the solder point are easy to leave on the board surface during SMT process. In view of this situation, some PCB board manufacturers or designers prefer use OSP or immersion gold to ensure the good quality products as well as smooth production process.

  • Tin-lead HASL

Advantages:

1) Economical and widely available.

2) Excellent solderability.

3)Better mechanical strength & lustrousness than lead-free HSAL.

Disadvantages: it is harmful to environment and violates RoHS compliance.

  • Lead-free HASL

Advantages: low cost, good solder performance and environmental.

Disadvantages: mechanical strength & lustrousness are not good than lead HASL.

In additional, due to the poor surface flatness of HASL circuit boards, neither leaded nor lead-free HASL is not suitable for soldering fine-pitch components or plated through-holes, because it will cause the short circuits and poor welding during the assembly process.

(LF_HASL)

OSP

OSP (Organic Solderability Preservatives) also named as pre flux, the working principle is to generate a layer of organic film chemically on the copper surface to protect the surface from oxidation or vulcanization in the room environment. Meanwhile, OSP also can increase the oxidation resistance, heat shock resistance and moisture resistance of a PCB. 

OSP is equivalent to an anti-oxidation treatment, the protective thin film can be easily removed by the flux quickly under the high soldering temperature, then it makes the exposed copper surface immediately combined with the molten solder in a very short time to become a solid solder spot.

At present, the usage of OSP surface finishing process has increased significantly because it is appropriated for both low and high-end products. If your application has no surface connection functional requirements or storage life limitations, the OSP process is the most desirable surface treatment process.

(OSP_surface_treatment)

Advantage:

1)With all the advantages of bare copper soldering, expired (more than 3 months) boards can also be resurfaced, but one time is better.

2)Good for fine-pitch, BGA and smaller components.

3)Low cost and easy to rework.

4)Simple process and easy to ensure quality.

Disadvantage:

1)OSP is easily affected by acid and humidity, so must be packed with vacuum.

2)Need to do surface treatment again if storage time more than 3 months.

3)It should be used within 24 hours after unpacking.

4)OSP is an insulating layer, so the test point must be printed with solder paste to remove the original OSP layer for electrical testing.

ENIG

ENIG (Electroless Nickel/Immersion Gold) is one of a chemical nickel gold deposition method, the working principle is to generate a layer of coating by chemical REDOX reaction to get a thicker gold layer. Currently, ENIG is mainly used in the surface of the circuit board with connection functional requirements and long storage life.

Advantage:

1)Can be stored long time as well as no oxidation.

2)Good flatness surface and suitable for small solder point components.

3)Good solderability.

4)Can be used as the base material for COB wire bonding.

Disadvantage:

1)High cost than other two surface treatments.

2)Easy to exist black-pad issue during production process.

(ENIG)

As we can know from above information, each PCB surface treatment has its own merit and demerit, you can choose the one according to the effect you want to reach, as well as your cost. 

If you don’t know which is best for you, you can send inquiry to us, our professional engineering team and PCB sales will choose the suitable one for you. Welcome to contact us if you have any other questions.

You may also like