PCB manufacturing PCB manufacturing
Home > Blog

IPC 620: Wire Harness Classes, Inspection and Testing

October 16th, 2026

IPC 620 is the commonly used name for IPC/WHMA-A-620, the requirements and acceptance standard for cable and wire harness assemblies. It addresses workmanship in wire preparation, crimped and soldered connections, connector assembly, and associated inspection and testing. For a production order, the useful reference is not simply ā€œIPC compliantā€: it is the agreed revision, product class, drawing, and test requirements. Those details determine how an assembly is evaluated. At EBest Circuit, we supply custom wire harnesses alongside PCB and PCBA services, helping customers coordinate the cable and board connections in one manufacturing project.

Wire harness with crimp terminal, connector lock and cable protection callouts

Key Takeaways

  • IPC 620 refers to IPC/WHMA-A-620, a cable and wire harness manufacturing and acceptance standard—not a bare PCB acceptance standard.
  • Class 1, Class 2 and Class 3 distinguish end-use performance needs; the class is not a wire gauge or a connector current rating.
  • The official English F revision is dated October 2025. The revision specified for the order governs acceptance; a new edition does not automatically change an existing contract.
  • Crimp height, wire size, terminal identity and pull-test results must be considered together. A single pull-force result cannot describe the entire termination.
  • Continuity checks establish electrical connections. They do not establish contact retention, insulation condition or the performance of a complete powered system.
  • IPC 620 certification usually refers to personnel training and assessment. It does not replace inspection and test evidence for the delivered harness.
  • For a harness connected to a PCBA, inspect both sides of the interface: the cable pinout and terminals, and the board connector orientation and solder joints.

What Does the IPC 620 Standard Cover?

The IPC 620 standard covers the manufacture and acceptance of cable and wire harness assemblies, including crimped, soldered and mechanically secured interconnections. Our wire harness assembly guide explains the production steps behind these inspection points. Its purpose is to give the customer and assembler a shared basis for judging workmanship.

A useful way to understand its role is to separate the finished cable from the circuit board and from the manufacturing process used to join parts:

Document Main application
IPC/WHMA-A-620 Cable and wire harness requirements and acceptance
IPC-A-610 Acceptance of electronic assemblies, including assembled PCBs
J-STD-001 Requirements for soldered electrical and electronic assemblies
IPC-D-620 Cable and wiring harness design and critical process requirements

For example, a cable plugged into a board-mounted header creates two inspection tasks. The cable terminals and housing belong to the harness inspection; the header’s solder connections belong to the board assembly inspection. Specifying A-620 alone does not define every aspect of the finished electronic product.

What Are IPC 620 Classes 1, 2 and 3?

Class 1 prioritizes basic product function, Class 2 addresses sustained service, and Class 3 addresses critical operation or demanding environments. The following IPC 620 Class 1 2 3 definition summary is a practical orientation, not a replacement for the standard’s detailed acceptance criteria.

Class Performance priority
Class 1 The completed assembly performs its intended function.
Class 2 Longer service life and continued operation matter; interruption is undesirable but not critical.
Class 3 Operation when needed is critical, downtime is unacceptable, or service conditions are unusually demanding.

Select the class from the product’s actual failure consequences. A monitoring accessory and an emergency control circuit may be installed in the same machine yet have different reliability needs. An industry label such as ā€œindustrialā€ or ā€œmedicalā€ is not enough to settle the requirement.

The practical manufacturing consequence is that inspectors need the class before evaluating a questionable condition. Changing it after samples are approved can change acceptance decisions and create avoidable rework.

What Is the Current Version of IPC 620?

The official English IPC/WHMA-A-620F publication is dated October 2025, superseding revision E. This version information was checked on October 16, 2026 against the Global Electronics Association’s public publication material.

A drawing that specifies revision E should not silently be changed to F. Resolve the revision with the customer and record the decision before production. The drawing revision and the standard revision are separate fields: updating a connector position on a drawing does not automatically update the acceptance standard.

What Should Be Checked on a Crimped Connection?

Check the terminal and wire combination, conductor capture, insulation support, crimp dimensions and mechanical strength. These checks answer different questions and should not be reduced to ā€œthe wire did not pull out.ā€

  • Part match: confirm the terminal part number, conductor size, insulation diameter and specified tooling.
  • Wire preparation: look for cut strands, spreading strands and insulation caught in the conductor crimp.
  • Conductor crimp: check the formed barrel and measure height where required by the applicable application specification.
  • Insulation support: verify that the rear support grips the jacket without damaging it.
  • Mechanical evidence: use the specified pull-test setup; unintended support from the insulation grip can distort the result.
Illustrative open-barrel terminal showing the conductor crimp and separate insulation support

Molex’s application-tooling guidance directs users to the tooling specification for crimp height, pull force and strip length. That is a useful production discipline: a value copied from another terminal family is not a valid setup instruction merely because the wire gauge matches.

Suppose two approved 18 AWG wires have different insulation materials or strand constructions. A change between them can affect stripping and crimp formation even though both carry the same gauge designation. Review the exact combination before treating the substitution as interchangeable.

How Should Soldered Wire Terminations Be Inspected?

Inspect the wire placement, wetting, insulation condition, clearance and mechanical support around the soldered termination. A shiny surface alone does not establish a sound connection.

For a solder-cup termination, examine whether the conductor is positioned inside the cup and whether solder has joined the conductor to the terminal. Also look beyond the joint:

  • Excess solder must not bridge adjacent contacts.
  • Heat must not leave the wire jacket melted or displaced.
  • Solder wicking should not create an unsupported rigid section where the wire must repeatedly bend.
  • Sleeving must cover the intended exposed area without obstructing connector assembly.
Illustrative solder-cup wire termination with insulation and separate heat-shrink sleeve

Use the applicable acceptance criteria for the actual terminal style. A cup, a turret and a through-hole board connection do not have identical geometry. When the harness is integrated with our PCB assembly service, the cable connection and board-side solder joints need their own inspection coverage.

What Connector and Routing Problems Can Inspection Miss?

A harness can have the correct pin-to-pin connections while still containing an unseated contact, an incomplete lock or a branch under mechanical strain. Electrical continuity does not reveal every assembly problem.

  • Contact seating: verify that the terminal has reached its intended position and engaged the retention feature.
  • Lock position: inspect the secondary lock where the connector design uses one.
  • Orientation: identify the mating face and wire-entry face before checking cavity numbers.
  • Routing: check branch exits, service movement and contact with sharp enclosure edges.
  • Protection: confirm that ties and sleeving do not crush the jacket or leave a planned wear point exposed.
Illustrative connector cutaway showing contact seating, a secondary lock and wire routing

A useful first-article check is to fit the harness to its actual mating components. A flat drawing can miss an inaccessible latch or an awkward branch exit. Record any agreed routing change in the drawing rather than leaving it as an unwritten instruction to the next production operator.

Which Electrical Tests Matter for a Wire Harness?

Continuity and isolation checks verify the wiring network; insulation-resistance and dielectric-withstand tests address insulation performance when applicable. The test plan must match the assembly, including any electronic components already connected to it.

Test What it checks Recorded quantity
Continuity Expected pin-to-pin connections Resistance in Ī©, or connection result
Short-circuit check Unintended connections between separate nets Net-pair result against the programmed limit
Insulation resistance Leakage through insulation between isolated conductors Resistance in MĪ© at a stated test voltage
Dielectric withstand Ability to withstand the specified electrical stress Voltage, leakage limit and dwell time
Cable harness connected to test adapters for continuity, short-circuit and insulation checks

Do not copy a voltage from a generic cable-testing chart into a program for an assembly containing sensors, LEDs or protection devices. Determine whether the cable should be tested separately, which nets may be energized and what limits protect the connected components.

A simple four-wire example shows why the netlist matters: a cable can pass four individual continuity measurements yet still have two adjacent wires shorted together. The program must check intended connections and unintended connections, not only whether each wire conducts.

How Can Inspection Results Support Repeatable Production?

Connect each result to the drawing revision, component combination, setup and test program used to build the harness. A pass label without that context is difficult to investigate when a later batch behaves differently.

For a practical production record, capture:

  1. The harness part number, drawing revision and agreed acceptance requirements.
  2. The terminal and wire identifiers used for the build.
  3. The tooling setup and required measurements or sample tests.
  4. The electrical test program revision and results.
  5. Any rework, approved deviation and subsequent verification.

If a pull-test result deteriorates, compare it with crimp measurements and material changes. If only one connector position fails continuity, examine that cavity, its terminal and the test fixture contact. This narrows the investigation more effectively than repeating the entire assembly process without a hypothesis.

What Does IPC 620 Certification Mean?

IPC 620 certification commonly means that an individual has completed a standards-based training and assessment program, such as Certified IPC Specialist (CIS). It is different from a test report for a particular batch of cable assemblies.

The Global Electronics Association distinguishes introductory operator training from its standards-based CIS program. When checking a credential, identify the program, holder, relevant standard and current validity rather than relying on a statement that a supplier is ā€œIPC certified.ā€

For purchasing, request two different kinds of evidence: personnel qualifications where your project requires them, and product-specific inspection or test records. Neither is a substitute for the other.

FAQ About IPC 620

What is the difference between IPC 610 and IPC 620?

IPC-A-610 addresses acceptance of electronic assemblies, while IPC/WHMA-A-620 focuses on cable and wire harness assemblies. An electronic product containing a PCBA and a separate harness may use both, with the applicable document identified for each assembly.

What affects IPC 620 certification cost?

IPC 620 certification cost depends on the selected program, training provider, delivery format, included modules and whether materials or examination fees are included. Request a current itemized course price; a standards-document purchase is not the same as a certification course.

Can a pull test replace visual crimp inspection?

No. A pull test measures mechanical strength under its test conditions. It does not by itself confirm correct terminal identity, insulation support, connector fit or the absence of visible damage. Use it alongside the other checks specified for the termination.

Does a Class 3 harness automatically meet every industry requirement?

No. A product class does not establish the harness’s current rating, sealing performance, chemical resistance or suitability for a specific regulated application. Those requirements depend on the design, component ratings, qualification plan and applicable customer or industry specifications.

Does a normal multimeter fully test a finished harness?

No. A multimeter can help find basic opens and incorrect connections, but it does not automatically execute a complete netlist or perform dielectric-withstand testing. Select the test equipment and fixtures from the defined test plan, particularly for multi-connector assemblies.

How Can EBest Circuit Support Your Harness and PCBA Project?

At EBest Circuit, we offer custom wire harnesses, PCB fabrication, component sourcing and PCB assembly. Bringing the cable and board requirements together helps us review connector compatibility, pin assignments and assembly access before manufacturing.

If your project specifies IPC/WHMA-A-620, send the required revision and class with your harness drawing and test requirements to sales@bestpcbs.com. We will review the scope with you and identify the manufacturing and verification requirements for your project.

You may also like

Coating Meniscus Cracks IPC: Are They Acceptable?

October 15th, 2026

Coating meniscus cracks IPC: at EBest Circuit (Best Technology), we do not accept or reject a suspected crack from one photograph or from an electrical test alone. If we find the condition during component incoming inspection, we isolate the affected package or lot, preserve the original evidence and compare it with unopened material. If the condition first appears after lead forming, insertion, soldering or depanelization, we stop the affected work in process and investigate the assembly stage. When the purchase documents do not give a clear disposition, or when use-as-is approval is requested, the customer’s quality authority makes the final decision.

Technical illustration of a cracked component coating meniscus identified during incoming inspection

This approach separates three questions that are often mixed together: what the feature is, when it occurred and who has authority to release the material. The answer must be supported by traceable inspection records, not by a generic statement that every visible line is acceptable or defective.

What Is a Coating Meniscus Crack?

The component coating meniscus is the protective material around the point where a lead or terminal exits the component body. A suspected crack may appear as a line, fissure, chip or local separation in that material. It is a component condition; it is not the same as a crack in assembly-applied conformal coating, solder mask or a solder joint.

Before we classify the feature, we change the lighting and viewing angle and compare it with known-good components. A molding seam or reflection may disappear or remain uniform across multiple parts. An actual crack is more likely to show an irregular path, an opening, a chipped edge, exposed underlying material or a loose fragment.

Technical diagram showing the coating meniscus at the lead-to-body transition

Why Do We Check Coating Menisci During Incoming Inspection?

Incoming inspection establishes whether damage was present before our assembly process began. This matters because later handling, lead forming and board strain can enlarge an existing flaw. If the original condition is not recorded, supplier-origin damage and assembly-induced damage become difficult to separate.

We use the purchase order, BOM, component part number, packaging method and available component specification to define the inspection context. The sampling level depends on the project requirements and the risk assigned to the component; we do not claim that every component in every shipment receives microscopic inspection.

How Do We Handle a Suspected Incoming Defect?

When an inspector finds a suspected coating meniscus crack before assembly, the first task is to preserve the condition and its traceability. The part is not sent directly to production while its status is uncertain.

Step Our action Evidence retained
1. Stop Keep the affected component and associated packaging out of production Receiving status and time of detection
2. Identify Record the manufacturer part number, supplier, quantity and lot/date code Label, reel, tray or bag information
3. Photograph Capture a focused defect image and a wider image showing component identity and packaging Original files, magnification or scale and reference designator if assigned
4. Compare Inspect unopened parts from the same lot and, when available, a known-good lot Sample quantity and comparison result
5. Contain Quarantine the affected quantity while the scope is assessed Quantity inspected, quantity affected and storage location
6. Escalate Send the evidence to supplier quality, our engineering team and the customer when required Nonconformance record and disposition request
Incoming inspection workflow for isolating and documenting a suspected coating meniscus crack

Incoming Defect or Assembly Damage: How Do We Tell?

We do not decide the source from appearance alone. The strongest evidence is the first production stage at which the same damage can be reproduced or observed. Incoming images establish the baseline; staged inspection then shows whether the crack was already present or appeared after a controlled operation.

Evidence pattern More consistent with incoming damage More consistent with assembly damage
Condition before production Crack visible on an unassembled part from sealed or received packaging No crack found in the documented incoming sample
Lot distribution Similar marks appear on multiple parts from the same supplier lot Damage follows one machine, fixture, panel position or operator step
Location and direction Random orientation or packaging-contact pattern Repeatable orientation matching a gripper, lead former, insertion tool or board-flex direction
Stage comparison Condition is unchanged through assembly Feature first appears or opens further after a specific process
Physical evidence Damaged packaging, same-lot defects or supplier confirmation Tool marks, lead deformation, excessive bend location, thermal excursion or panel strain evidence

A single finished-board photograph cannot establish origin. If no pre-assembly evidence exists, we record the source as undetermined rather than assigning responsibility without proof.

How Do We Trace the First Point of Damage?

For a recurring condition, we create inspection checkpoints around the operations that can load the lead-to-body transition. The checkpoints are selected for the actual component and process, not copied mechanically into every project.

  • Incoming: unopened components, packaging and representative same-lot samples;
  • After lead forming: bend distance, tooling contact and lead deformation;
  • After insertion or placement: gripper/nozzle contact, insertion force and component seating;
  • After soldering and cleaning: thermal profile, hand-soldering exposure and chemistry compatibility;
  • After depanelization or fastening: panel support, board strain and proximity to break lines;
  • After test: fixture pressure, connector cycles and any handling that loads the component body.

The comparison is useful only when the same component location can be followed through the stages. For that reason, we retain the assembly number, reference designator, panel or unit position and inspection time with each image.

Stage-by-stage traceability used to distinguish incoming component damage from assembly-induced damage

What Inspection Records Do We Provide?

Our inspection record is intended to let the customer or supplier review the same evidence we used. Depending on the project and the stage of discovery, the package can include:

  • Purchase order, assembly number and revision;
  • Component manufacturer, part number, supplier and lot/date code;
  • Quantity received, quantity sampled, quantity affected and containment quantity;
  • Focused defect photographs plus wider identity and packaging photographs;
  • Magnification or scale information and inspection date;
  • The first production stage where the condition was observed;
  • Same-lot and known-good comparison results;
  • Relevant process evidence such as lead-forming settings, thermal profile or board-strain investigation;
  • The IPC revision, product class, customer drawing and component requirement invoked by the order;
  • Our containment action and the requested disposition.

AOI, X-ray and functional test results are included only when they answer a relevant question. They do not by themselves establish the depth of a surface crack or restore a damaged component seal.

How Does IPC Affect the Disposition?

IPC-A-610 is used for post-assembly acceptance, but the controlled revision and product class must be the ones named by the order. The component specification, customer drawing and approved deviations may add requirements or resolve a construction that is not clearly represented by a general illustration.

We record the observed condition and assess it against the component-damage criteria in the revision and product class specified for the order. Class 3 does not automatically make every visible surface line a reject. When the applicable requirements leave the result unclear, we submit the evidence for an authorized disposition. An electrical pass alone cannot establish the integrity of a cracked coating or seal.

When Is Customer Quality Disposition Required?

We ask the customer’s quality authority for a documented decision when the supplied requirements do not establish a clear result, when the customer controls the component or supplier, or when releasing the material would require a deviation from the agreed acceptance criteria.

Situation Our responsibility Customer quality decision
Clear nonconformance under the invoked documents Contain, document and propose replacement or corrective action Confirm disposition when required by the contract
Feature not clearly covered by the supplied criteria Provide images, lot data, stage history and technical questions Approve use, request more evidence or reject the affected material
Customer-supplied or customer-approved component Protect the material and report the condition without changing it Coordinate supplier response and authorize disposition
Use-as-is or repair deviation requested Describe the risk, scope and proposed controls; do not hide the defect Approve or reject the deviation in writing
Cause remains undetermined Maintain containment and continue stage-based investigation Decide whether additional analysis or replacement is required

How Do We Control Assembly-Induced Meniscus Damage?

Within our PCB assembly process, controls are selected for the package and assembly sequence. They may include maintaining the specified lead-forming distance, preventing tools from contacting the lead exit, supporting the PCB during insertion and depanelization, controlling soldering exposure and reviewing fixture pressure.

When a repeated pattern appears, we stop treating the issue as an isolated cosmetic mark. We preserve pre- and post-process samples, identify the first operation that changes the condition, correct the tool or process input and verify the result on controlled samples before releasing the affected operation.

Coating Meniscus Cracks IPC FAQs

Does an electrical pass make the component acceptable?

No. It confirms the tested function at that moment. It does not determine whether a crack has compromised the coating, seal or long-term mechanical integrity.

Can we add conformal coating over the crack?

Not as an automatic repair. Added coating may hide the original evidence and does not necessarily restore the component manufacturer’s coating or seal. A repair or deviation requires documented authorization.

Who is responsible when the crack source cannot be proven?

We report the source as undetermined, maintain containment and provide the available stage evidence. Responsibility should not be assigned without evidence; the agreed quality authorities decide the next action.

Conclusion

Coating meniscus cracks IPC: the useful question is not only whether a line is visible, but when it appeared, what evidence is available and who has disposition authority. Our role is to detect and contain the condition, distinguish incoming from assembly-related damage where the evidence permits, preserve traceable records and stop the material from moving forward without an authorized decision.

For a PCBA review, send the BOM, assembly drawing, component part number, lot information, applicable acceptance documents and any existing defect photographs to sales@bestpcbs.com. We will confirm the incoming-inspection and process-traceability information required for the project before production release.

You may also like

Ultrasonic PCB Cleaner: Is It Safe?

October 14th, 2026

An ultrasonic PCB cleaner can remove flux residue, oils and particles from areas that brushes cannot easily reach. Safe use depends on the complete assembly, however. The wrong chemistry, excessive exposure or trapped liquid can damage components even when the bare board material survives the bath.

Ultrasonic PCB cleaner with an assembled circuit board supported in a stainless steel basket, illustrative image

Before cleaning, identify every component and material that will enter the tank. Then validate the liquid, ultrasonic settings, cycle length, rinse and drying method on representative assemblies. There is no single frequency, temperature or cleaning time that is suitable for every PCB.

What Is an Ultrasonic PCB Cleaner?

An ultrasonic PCB cleaner is a tank-based system that transmits high-frequency mechanical energy through a liquid. The liquid carries the cleaning chemistry to exposed board surfaces, under suitable components and around dense solder joints. The equipment normally includes a stainless steel tank, transducers, a generator, a basket and controls for time; some systems also provide heating, power adjustment or frequency sweep.

An ultrasonic bath for PCB cleaning is not automatically safe for every assembled board. A bare panel, an all-metal SMT stencil and a populated PCBA present very different material and liquid-trapping risks. The process specification must identify which of those objects is being cleaned.

How Does Ultrasonic PCB Cleaning Work?

Ultrasonic PCB cleaning relies on cavitation. Alternating pressure waves create microscopic bubbles in the liquid. When those bubbles collapse near a surface, they produce local fluid movement that helps lift contamination from pads, component gaps and irregular features.

Cavitation improves access, but it also applies mechanical energy. Cleaning effectiveness and component stress change with frequency, acoustic power, tank loading, temperature, chemistry and time. A visibly active bath does not prove that the process is safe or that ionic residues have reached an acceptable level.

Technical diagram showing cavitation bubbles removing contamination from a PCB surface

When Should You Use an Ultrasonic PCB Cleaner?

Ultrasonic cleaning is most useful when compatible contamination remains in spaces that controlled spray or manual brushing cannot reach. Examples can include removable flux residues, machining particles and process oils on a board or metal stencil. The chemistry must be capable of dissolving or displacing the actual soil; ultrasound alone cannot make an incompatible liquid effective.

The process is a poor choice when the assembly contains components that can be damaged by vibration or admit liquid, when the contamination is already beneath a sealed component, or when drying cannot remove liquid from cavities. It also cannot rebuild corroded copper, repair cracked solder joints or restore an electrically damaged part.

Which PCBs Should Not Be Cleaned Ultrasonically?

Do not approve an assembly only because most of its parts appear robust. One sensitive component can make the entire ultrasonic cycle unsuitable. Review the component manufacturer's cleaning restrictions and the actual mounted condition.

Component or feature Main concern Required decision
Low-frequency crystals and resonators Acoustic energy can affect delicate internal structures Follow the exact component specification or remove the part before cleaning
MEMS sensors, microphones and speakers Vibration, pressure and liquid entry can damage functional elements Treat as high risk unless the manufacturer explicitly permits the process
Displays, batteries and camera modules Liquid ingress, trapped chemistry or seal damage Remove or exclude the assembly from immersion
Unsealed relays, switches, trimmers and connectors Cleaner can enter cavities and remain after surface drying Use a non-immersion method or prove complete rinse and drying
Transformers, coils and porous housings Wicking and long-term residue retention Validate with destructive samples or avoid the bath
Labels, adhesives and conformal coatings Swelling, delamination or loss of identification Run a material-compatibility test before production

An ultrasonic cleaner for motherboard repair therefore needs a component-by-component review; ā€œmotherboard safeā€ is not a meaningful universal setting. The same caution applies to densely populated industrial and medical assemblies.

Technical comparison of PCB items suitable for ultrasonic cleaning and moisture-sensitive components requiring review

How Do You Choose an Ultrasonic PCB Cleaner?

The best ultrasonic cleaner for electronics is the system that can hold the actual workpiece without placing it on the tank floor, deliver a controllable and repeatable process, and support the approved chemistry. Tank dimensions should allow liquid circulation around the basket and should not force boards to overlap.

  • Basket and fixture: support boards without scraping surfaces or shadowing contaminated areas.
  • Tank size: fit the largest board or panel with clearance for circulation.
  • Power control: allow a conservative starting point and repeatable settings.
  • Frequency sweep: a sweeping ultrasonic cleaner can reduce fixed standing-wave patterns, but it does not remove the need for validation.
  • Temperature control: prevent uncontrolled heating and keep chemistry within its approved range.
  • Drainage and filtration: make bath maintenance and contamination control practical.

A PCB ultrasonic cleaning machine should be evaluated by process capability, safety certification, service support and tank uniformity, not only by ultrasonic PCB cleaner price. An inexpensive ultrasonic PCB cleaner machine that cannot control power or temperature can make a validated process difficult to reproduce.

What Cleaning Solution Is Safe for PCBs?

The ultrasonic PCB cleaning solution must match the contaminant and every exposed material. Check compatibility with the solder mask, legend, surface finish, component bodies, adhesives, seals and plastics. A solution that removes one flux system may leave another residue or attack markings.

Water-based electronic cleaners are commonly paired with a deionized-water rinse when the assembly and residues are compatible. A commercial ultrasonic PCB cleaner liquid or ultrasonic PCB cleaner fluid still requires concentration, temperature, bath-life and rinse controls from its technical data. ā€œElectronics cleanerā€ on a label is not enough evidence for a production process.

Do not put isopropyl alcohol, acetone or another flammable solvent into a standard ultrasonic tank. Cavitation and heat can increase vapor and ignition hazards. Flammable chemistry requires equipment, ventilation and operating controls specifically approved for that service. A homemade or DIY ultrasonic PCB cleaning solution should not be introduced into production without material, safety and residue validation.

How Should You Prepare a PCB for Ultrasonic Cleaning?

Disconnect all power and remove batteries before the board approaches the tank. Record the board revision and cleaning reason, identify the flux or contamination if possible, and review the cleaning restrictions for crystals, sensors, switches, displays, relays and other enclosed parts.

  • Remove parts that are not approved for immersion.
  • Protect contacts or areas that must not be exposed to the selected chemistry.
  • Check that the cleaning liquid is fresh and at the approved concentration.
  • Degas a newly prepared bath according to the equipment and chemistry instructions.
  • Place the board in a compatible basket with spacing between assemblies.
  • Prepare a representative sample and a documented starting condition before processing a production lot.

How Do You Clean a PCB with an Ultrasonic Cleaner?

Cleaning a PCB with an ultrasonic cleaner should follow a controlled sequence rather than an operator's visual guess.

  1. Confirm that the unpowered assembly and all mounted components are approved for immersion and ultrasonics.
  2. Prepare and degas the validated cleaning solution.
  3. Support the PCB in the basket; do not rest it directly on the tank floor.
  4. Start with the lowest validated energy, temperature and exposure that can remove the target residue.
  5. Observe the bath and fixture without placing hands in an operating tank.
  6. Transfer the board to the specified rinse before loosened residue can dry again.
  7. Dry the assembly completely, then inspect and test it before power is applied.
Ultrasonic PCB cleaning process from preparation and basket cleaning through DI rinse, drying and inspection

How Long Should a PCB Stay in an Ultrasonic Cleaner?

Use the shortest cycle that consistently meets the cleanliness requirement without affecting components or materials. A time copied from another board is only a trial input, not a released process. Board density, contamination, chemistry, bath loading, temperature and acoustic energy all change the result.

Develop the window with representative samples. Increase one controlled variable at a time, inspect for residue and material changes, and perform the required electrical or functional tests. Once approved, document the tank, basket, liquid concentration, temperature range, power setting, cycle time, load size and bath-change criteria.

How Should You Rinse and Dry a PCB After Ultrasonic Cleaning?

Rinsing removes dissolved soil and cleaning chemistry. Use the rinse quality specified for the process, commonly controlled deionized water for compatible water-based systems. One stagnant rinse can redeposit contamination, so production processes may require staged or monitored rinsing.

Drying must remove liquid from beneath components, connector cavities, through-holes and porous parts, not just from visible surfaces. Use compatible forced air, controlled heat, vacuum or time as defined by the assembly. Do not power a board because its top surface looks dry. Verify the allowed temperature for components, labels, adhesives and the FR4 PCB construction.

Ultrasonic PCB Cleaning vs Manual Cleaning

Decision factor Ultrasonic cleaning Manual or controlled local cleaning
Access under parts Can reach exposed gaps through the liquid Limited by brush, swab and spray access
Mechanical risk Acoustic energy affects the complete immersed assembly Local force can damage leads or spread residue
Liquid exposure Full immersion can fill cavities Can be limited to a selected area
Repeatability Good when equipment, chemistry, load and time are controlled More operator-dependent unless the method is tightly defined
Best use Compatible assemblies with hard-to-reach removable contamination Sensitive assemblies, spot cleaning and low-volume rework

Use the general PCB cleaning guide when the task involves dust, localized flux, battery corrosion or contacts that do not justify immersion. The method should follow the contaminant and assembly risk, not the availability of a machine.

How Do You Validate an Ultrasonic PCB Cleaning Process?

Validation must show both cleanliness and absence of damage. Visual inspection can find remaining residue, staining, lifted labels and trapped liquid, but it cannot establish every electrical or ionic condition.

Check What it can confirm Important limit
Magnified visual inspection Visible residue, corrosion, coating damage and displaced parts Cannot quantify invisible ionic contamination
Electrical and functional test Defined circuit behavior after cleaning and drying Does not prove long-term electrochemical reliability by itself
ROSE or ionic contamination test Process cleanliness against an agreed method and limit Result depends on extraction method and specification
Ion chromatography or SIR Specific ions or electrochemical reliability under defined conditions Requires an agreed test plan and is not replaced by visual inspection
Cross-section or destructive audit Evidence from hidden or liquid-trapping areas Uses sampled assemblies and must have a defined sampling plan

Revalidate when the PCB revision, component source, flux, cleaning chemistry, tank loading or drying method changes. Process control is more reliable than assuming that a board which passed once will always tolerate the same bath.

How Do We Control PCB Cleanliness and Assembly Quality?

At EBest Circuit (Best Technology), we review the cleaning requirement together with the BOM, assembly materials, flux system and acceptance criteria. Our PCB assembly process includes cleaning and drying where the approved build requires them, followed by inspection and customer-defined testing.

We use 3D SPI, AOI and X-ray inspection at appropriate production stages, and we can perform functional testing when the procedure, interfaces and limits are defined. These methods inspect assembly quality; they do not automatically replace a specified ionic-cleanliness test. If your project requires a particular cleaning chemistry, ROSE limit, ion chromatography or SIR evidence, include the method and acceptance criteria in the manufacturing package.

Ultrasonic PCB Cleaner FAQs

Can ultrasonic cleaning damage PCB components?

Yes. Damage can result from acoustic stress, incompatible chemistry, liquid ingress, excessive heat or incomplete drying. Approve the complete assembly, not only the laminate.

Can you use isopropyl alcohol in an ultrasonic cleaner?

Not in a standard unit. Isopropyl alcohol is flammable, and ordinary ultrasonic tanks are not designed to control its vapor and ignition risk. Use only equipment and procedures specifically approved for the solvent.

Can an ultrasonic cleaner remove PCB corrosion?

It may remove loose corrosion products and contamination when the chemistry is compatible. It cannot restore copper, plating or components that corrosion has already consumed or damaged.

Can you put a motherboard in an ultrasonic cleaner?

Only after every mounted component, connector, label and material has been reviewed and the complete process has been validated. A generic ultrasonic cleaner for motherboard use is not safe merely because the board fits in the tank.

Conclusion

A safe ultrasonic PCB cleaner process begins with component compatibility and ends with complete rinsing, drying and verification. Select the tank and chemistry for the actual assembly, avoid unapproved flammable liquids, and establish the shortest effective cycle with representative samples.

For a new PCBA project, send the BOM, board files, flux or cleanliness requirement, sensitive-component restrictions, expected quantity and test criteria to sales@bestpcbs.com. We can review how the cleaning and inspection requirements fit our manufacturing process and quotation.

You may also like

What Is a PCB Test Fixture? How Does It Improve PCBA Testing?

October 13th, 2026

A PCB test fixture holds a printed circuit board in a repeatable position and connects selected nets, components or interfaces to test equipment. A well-designed fixture reduces manual probing, stabilizes electrical contact and makes the same test sequence practical across a production lot. It does not define the test by itself: coverage still depends on the board design, probe access, test program and acceptance limits.

PCB test fixture holding an assembled circuit board above a bed of pogo pins, illustrative image

What Is a PCB Test Fixture?

A PCB test fixture is a mechanical and electrical interface between a board under test and the instruments that stimulate or measure it. The fixture locates the board, applies controlled pressure and routes signals through probes, connectors or cables. A fixture may test a bare PCB, a partially assembled board or a complete PCBA, but those tasks require different hardware and test programs.

A bare-board electrical fixture checks continuity and isolation against a netlist. An assembled-board fixture can support in-circuit test (ICT), programming, boundary scan or functional test (FCT). Calling all of these a single ā€œPCB testerā€ hides the most important question: what faults must the process detect?

How Does a PCB Test Fixture Work?

The operator or automated handler places the board against locating features. A press, vacuum plate or pneumatic mechanism then moves the board and spring probes into a controlled contact position. The test system applies power or test stimuli, measures the selected nodes and compares the result with the approved limits.

Reliable operation requires more than electrical continuity. Each probe must land on the intended pad with sufficient travel, the support plate must limit board deflection, and the interface wiring must preserve signal integrity and current capacity. The test program must also match the correct PCB revision.

PCB test fixture stack showing pressure plate, assembled board, pogo pins, interface board and tester

What Are the Main PCB Test Fixture Parts?

PCB test fixture parts can be grouped by the job they perform: locating the board, making electrical contact, supporting the board, connecting to instruments and controlling the test cycle.

Fixture part Function Common failure risk
Base, nest and alignment pins Set the board position and orientation Wrong datum, wear or reversed loading
Pressure plate and press posts Apply contact force without loading components Board bow, cracked components or uneven probe travel
Pogo pins and receptacles Contact test pads, vias or connector points Contamination, bent tips, wear or wrong probe style
Support plate Limit deflection near dense probe areas Unsupported zones and solder-joint stress
Interface board and wiring Route test nodes to the tester Crosstalk, excessive resistance or current overload
Interlocks and sensors Confirm closure and safe operating conditions Bypassed safety or incomplete engagement

Types of PCB Test Fixtures

The correct type follows the test objective, board volume, node count, signal requirements and operator workflow. A bed-of-nails PCB test fixture provides many simultaneous contacts and is commonly used when repeatability and cycle time justify dedicated tooling.

Fixture type Best suited to Main limitation
Manual clamshell fixture Prototype, engineering validation and moderate volumes Operator-dependent loading and cycle time
Pneumatic fixture Higher-volume repeated tests with controlled actuation Requires guarding, air supply and validated force
Vacuum fixture Even board actuation across many probes Seal design and board porosity affect operation
ICT bed-of-nails fixture Network and component-level access Requires DFT test points and dedicated programming
PCB functional test fixture Power-up, I/O and behavior under defined conditions Needs product-specific loads, interfaces and limits
Universal PCB test fixture Reusable carriers or configurable low-node-count tasks Usually less optimized than dedicated tooling

A flying probe tester is different: it moves programmable probes between points and normally avoids a dedicated bed-of-nails fixture. That flexibility suits prototypes and changing designs, while fixed fixtures usually become more attractive as volume and repeated test time increase.

PCB Test Fixture vs Test Jig: What Is the Difference?

In electronics manufacturing, ā€œfixtureā€ and ā€œtest jigā€ are often used interchangeably. A useful distinction is that a fixture primarily locates, supports and interfaces the board, while a jig may also guide an operation or provide a simpler application-specific test setup. The name is less important than the documented function.

A purchase specification should identify the board revision, test coverage, actuation method, probe map, instrument interface, software ownership, cycle-time target, maintenance items and acceptance method. This prevents a PCB test fixture jig from being accepted only because the board physically fits.

ICT vs Functional Test Fixtures

In-circuit testing examines electrical networks and component-related measurements through accessible nodes. It can identify faults such as opens, shorts, some wrong values, orientation errors and missing parts when the test method and access allow them. ICT does not prove that every product function works under its real operating conditions.

Functional circuit testing powers the assembly and checks defined behavior through connectors, loads, communication interfaces or simulated sensors. A PCBA functional test fixture may need controlled supplies, programmable loads, isolation, data communication and product-specific software.

Comparison of ICT probe measurements and functional PCBA interface testing
Question ICT fixture Functional test fixture
Primary objective Find network and component-level manufacturing faults Verify defined board behavior
Typical access Test pads through pogo pins Connectors, programmed I/O and selected probe points
Board state Usually unpowered or powered under controlled test conditions Powered and operating in a controlled test mode
Required inputs Netlist, BOM, probe map, device models and limits Functional procedure, firmware, loads, interfaces and pass/fail limits

The two methods can complement each other. The required coverage should be assigned explicitly instead of assuming that one fixture will detect every possible defect.

What Does PCB Test Fixture Design Require?

PCB test fixture design begins with the test requirement and the released board data, not with the enclosure. The designer must know which nodes need access, which signals are sensitive, how much current each contact carries, where the board can be supported and which components must remain clear of pressure posts.

  • Electrical inputs: netlist, test coverage, expected values, power rails, current limits, interface pinout and instrument requirements.
  • Mechanical inputs: board outline, thickness, tolerances, datum holes, keepouts, connector locations, component heights and panel condition.
  • DFT inputs: test-point coordinates, pad dimensions, mask openings, probe side, no-probe zones and expected access percentage.
  • Production inputs: target volume, cycle time, operator steps, barcode or traceability needs, repair route and expected fixture life.
  • Change control: PCB revision, BOM revision, firmware version, test-program version and fixture drawing revision.

For FR4 PCBs, datum holes, board-edge clearance and test pads should be fixed before layout release. On multilayer PCBs, internal connections cannot be inspected visually, so netlist control and intentional test access become more important.

How Should Test Points Be Designed for a Bed-of-Nails Fixture?

Test points should provide a clean, repeatable landing surface without forcing probes onto fragile component leads or solder fillets. Exact pad size and spacing depend on the selected probe series, drill accuracy, board tolerance and fixture vendor rules, so they must be agreed before the PCB layout is frozen.

Bed-of-nails PCB test point design with datum holes, probe pads, keepouts and board support
  • Use stable mechanical datums and prevent 180-degree loading where the outline is symmetric.
  • Keep mask openings and probe pads free from silkscreen, paste residue and nearby tall components.
  • Distribute high probe-force areas and add support beneath the board to limit flexure.
  • Separate sensitive analog or high-speed nodes from long unshielded fixture wiring.
  • Define accessible ground references and power contacts with suitable current capacity.
  • Reserve access for programming, boundary scan and debug only where the production test plan requires it.

Dense HDI PCBs often leave less room for dedicated test pads. Early DFT review may use connector access, boundary scan or selected functional coverage where full bed-of-nails access is not practical; the reduced coverage must be understood rather than hidden.

When Is a PCB Test Fixture Worth the Cost?

A dedicated fixture is justified when its setup cost is offset by shorter repeat test time, lower handling variation, better traceability or broader simultaneous access. The break-even point depends on fixture cost, test time saved per board, expected production quantity, product lifetime and the cost of escapes or false failures.

For early prototypes or frequently changing revisions, flying probe testing and bench functional tests can avoid premature tooling. For stable designs moving into repeated production, a manual PCB test fixture or automated fixture can reduce operator probing and support consistent data capture. The decision should include expected ECOs because a pad map or connector change can require fixture rework.

What Causes False Failures in PCB Fixture Testing?

A false failure occurs when the test reports a bad board even though the assembly meets the intended requirement. Intermittent contact is a common cause, but it is not the only one.

Symptom Likely fixture-related cause Check
Failure moves between nodes Dirty or worn pogo pins Inspect tips, clean, cycle and replace by record
Failure changes with pressure Uneven travel, board bow or poor support Measure probe compression and inspect support points
One revision fails repeatedly Fixture or program revision mismatch Compare PCB, BOM, firmware and test-program versions
High-current rail drops voltage Undersized contacts or interface resistance Measure loaded voltage at the board, not only at the supply
Intermittent communication Long wiring, ground reference or shielding problem Review return paths, cable length and signal bandwidth

Limits that are too tight can also create false rejects when instrument uncertainty, fixture resistance and component tolerance were not included. A known-good board is useful for setup checks, but it does not replace correlation against the approved specification.

How Do You Maintain a PCB Test Fixture?

Maintenance should be based on cycle count, contact performance and observed defects. Clean probe tips with a method approved for the probe material, remove debris from the board nest, check alignment features and replace damaged probes with the specified series and spring force.

Record probe replacement, fixture repairs, calibration or correlation checks, and the board revisions supported by the fixture. A universal PCB test fixture or reusable kit still needs configuration control; reusable hardware does not make every adapter or program interchangeable.

What Files Are Needed for Fixture-Based PCBA Testing?

A manufacturable board package and a test specification must arrive together. For fixture-based testing, provide Gerber or ODB++ data, drill files, fabrication drawings, stack-up, IPC-356 or another approved netlist, BOM, centroid data, assembly drawings and a clearly identified PCB revision.

The test package should add the test-point list and coordinates, expected readings, tolerance limits, power sequence, current limits, firmware and programming files, connector pinout, required loads, communication commands, pass/fail logic, expected cycle time and handling instructions. For our PCB assembly services, we review customer-defined electrical and functional test requirements against the released design and agreed production scope.

PCB Test Fixture FAQs

Is a PCB Test Fixture the Same as a Flying Probe Tester?

No. A fixed fixture uses dedicated contacts and mechanical tooling. A flying probe machine moves programmable probes and normally does not require a dedicated bed-of-nails fixture.

Can One PCB Test Fixture Test Different Board Revisions?

Only when the mechanical datums, contact locations, interfaces and test program remain compatible. Every revision change should be checked against the fixture drawing and probe map before production.

What Is Included in a PCB Test Fixture Kit?

A kit may include a base, press mechanism, interchangeable plate, probes, receptacles, wiring and an interface board. Contents vary, so the probe map, tester connection, software and acceptance test should be specified rather than assumed.

Does a Passing Fixture Test Guarantee a Defect-Free PCBA?

No. A pass confirms only the faults and operating conditions covered by the approved procedure. Environmental, long-term reliability, enclosure-level and untested functional defects require other controls.

How Can We Support PCB Assembly and Testing?

At EBest Circuit (Best Technology), we support SMT, through-hole and mixed PCBA builds from prototype through volume production. Our documented inspection and test resources include 3D SPI, AOI, X-ray inspection and functional testing. The applicable sequence depends on component packages, defect risk, customer test procedures and the agreed acceptance criteria.

Send the released PCB data, BOM, assembly package and test specification to sales@bestpcbs.com. We can review DFT access, assembly constraints and fixture-interface requirements with the manufacturing package. A production-ready PCB test fixture must remain aligned with the actual board revision, test program and measurable pass/fail limits.

You may also like

DC DC Converter Testing for Reliable Power Performance

October 12th, 2026

DC DC converter testing checks whether a power stage delivers the required voltage as its input, load, and operating temperature change. A correct reading at one operating point is only part of the picture. Startup waveforms, efficiency measurements, ripple, and load-step response show how the supply behaves when the conditions around it change.

EBest Circuit supports PCB fabrication, component assembly, and agreed functional testing for power electronics boards. Connecting assembly requirements with accessible test points helps make electrical checks practical on the finished PCBA. For a converter board prototype or production project, contact sales@bestpcbs.com to discuss manufacturing and test coverage.

DC DC converter testing

What Equipment Is Needed for DC DC Converter Testing?

A typical bench uses a controllable DC source, an electronic load, voltage and current measurement, and an oscilloscope. Each instrument answers a different part of the performance question.

Equipment Main use
Programmable DC supply Apply input voltage and controlled input changes
Electronic load Set output current and generate load steps
DMMs or a suitable power analyzer Measure steady-state voltage, current, and power
Oscilloscope with suitable probes Capture startup, ripple, and transient waveforms
Temperature sensors or thermal camera Track heating during sustained operation

Connect the source to the converter input and the load to its output. Measure voltage at the board terminals: readings at the supply or load can include cable losses. Separate sense connections can improve accuracy where the equipment supports them.

The instrument ratings must cover the intended voltage, current, power, and transient conditions. For floating or isolated nodes, use a suitable differential or isolated measurement arrangement; an earth-referenced scope ground can unintentionally connect circuit nodes to earth.

How Do You Check Startup and Shutdown Behavior?

Capture input voltage and output voltage together to see when the converter starts, how its output rises, and what happens when power is removed. Include enable or power-good signals when those functions are present.

  1. Apply the specified input transition. Start with the intended load connected and capture the complete output rise.
  2. Measure the startup interval. Use the trigger and voltage thresholds defined for the product so repeated measurements are comparable.
  3. Inspect the output peak. Compare overshoot and any interrupted rise with the permitted output limits.
  4. Remove input power or disable the converter. Observe output decay and any required sequencing behavior.

Input power removal and an enable command are separate events. Output capacitance and the connected load can also change the shutdown waveform.

A board that repeatedly tries to start may be reaching its own protection limit, or the bench supply may be limiting current. Looking at the input waveform helps distinguish these possibilities before changing the converter circuit.

How Do You Measure Line and Load Regulation?

Line regulation describes output variation as input voltage changes. Load regulation describes output variation as output current changes. Vary one condition at a time to separate the two effects.

Test Change Keep fixed Measure
Line regulation Input voltage across the specified range Output load Settled output voltage at each input point
Load regulation Output current across the specified range Input voltage Settled output voltage at each load point

Use the datasheet’s calculation convention when comparing results. Some specifications express variation in millivolts, others as a percentage or a change per unit of input voltage or current.

For example, an output spread from 4.98 V to 5.02 V is 40 mV, equivalent to 0.8% of a nominal 5 V output. That calculation alone does not establish a pass: the allowed range, reference value, and test conditions still determine acceptance.

Measure at the specified output point. A voltage drop at a distant load may include wiring resistance even when the converter’s terminal voltage remains stable.

How Do You Measure Converter Efficiency and Temperature Rise?

Efficiency compares power delivered with power taken in at the same operating point. For steady DC conditions with small ripple, the usual calculation is:

Efficiency (%) = (VOUT Ɨ IOUT) Ć· (VIN Ɨ IIN) Ɨ 100

Use measurements at the converter terminals, with a clearly defined boundary for any auxiliary power. When voltage and current vary significantly, use a suitable instrument that averages instantaneous power rather than relying on the product of separate average readings.

Illustrative calculation. A board receiving 12 V at 0.95 A takes in 11.4 W. If it supplies 5 V at 2 A, it delivers 10 W. Its calculated efficiency is approximately 87.7%, with 1.4 W dissipated within the measured boundary.

Repeat measurements across the intended input and load range. A single peak-efficiency value does not describe light-load behavior or operation at another input voltage.

During sustained operation, record component temperatures together with ambient temperature, airflow, and mounting conditions. Temperature rise is the measured component temperature minus ambient temperature. Wait for the defined thermal steady-state condition before comparing results; a short power-on check does not reveal the final operating temperature.

DC DC converter testing

How Do You Measure Output Ripple and Noise Accurately?

Probe connection and oscilloscope settings can materially change the observed waveform. A large probe loop may pick up switching interference and exaggerate the noise attributed to the output.

  • Use the specified measurement point. This is often across the output capacitor or designated output terminals.
  • Keep the measurement loop short. A ground spring or appropriate low-loop-area connection reduces pickup.
  • Match the specified bandwidth and coupling. A 20 MHz limit is common in some ripple measurements, but the product’s test method takes priority.
  • State the operating conditions. Record input voltage, output current, and any relevant operating mode alongside the peak-to-peak result.

Bandwidth-limited ripple and wider-band switching spikes are different measurements. Retain both where the application requires them, with the settings identified. A waveform captured under one bandwidth setting should not be compared directly with a limit defined under another.

For small signals, the probe and oscilloscope noise floor also matter. A reading close to that floor needs closer measurement review before it is attributed to the board.

DC DC converter testing

What Does a Load Transient Test Reveal?

A load transient test shows how far output voltage moves and how quickly it recovers when current demand changes. It can expose behavior that steady-state regulation measurements miss.

Set the initial current, final current, transition speed, and dwell time to represent the intended load. Capture the actual current waveform as well as output voltage; a programmed load setting does not by itself confirm the step achieved at the board.

Waveform feature Interpretation
Undershoot after a load increase Output voltage falls while the converter responds to extra demand
Overshoot after a load decrease Output voltage rises as the power stage adjusts to reduced demand
Settling time Time taken to return to the specified voltage band
Ringing A reason to investigate the control loop, input source, and interconnections

Ringing at the output does not identify its cause by itself. Observe the input rail too: input-supply resonance can appear in the output response. Load-step speed and wiring can also affect the result.

Use the application’s permitted voltage excursion and recovery time for acceptance. A transient test can reveal stability concerns, while a quantitative gain-and-phase assessment requires the appropriate loop-response measurement.

How Do You Test Overcurrent Protection and Fault Recovery?

Test the protection threshold and the recovery sequence together. A converter may limit current, restart periodically, or remain off until it receives a reset, depending on its design.

  1. Begin within the normal operating range. Record input voltage, load current, and output voltage.
  2. Apply the defined overload. Follow the product’s permitted current, duration, and test procedure using suitably rated equipment.
  3. Observe the protection response. Capture the transition into current limiting or shutdown and any restart pulses.
  4. Remove the overload. Verify automatic recovery or apply the specified reset, then repeat normal output measurements.

An overload test and a short-circuit test are not interchangeable. Short-circuit testing needs a controlled setup and a procedure appropriate to the converter’s rating.

Keep enough capability in the input source to avoid confusing its current limit with the converter’s protection. Where undervoltage lockout is specified, measure turn-off and restart thresholds separately; their difference describes the input-voltage hysteresis.

FAQs About DC DC Converter Testing

Can you test a DC DC converter with a multimeter?

A multimeter can check steady input and output voltage and, with the correct connection and rating, current. An oscilloscope is needed to examine fast events such as startup overshoot, switching ripple, and load-step response.

Is the correct no-load output voltage enough to pass a converter?

It establishes only the result at that condition. Performance under load, during transitions, and after heating requires additional measurements. Some converters also specify minimum-load conditions.

What belongs in a DC DC converter test plan?

Include input and load conditions, measurement points, instrument settings, temperature conditions, test timing, and acceptance limits. For dynamic tests, define the transition speed and the voltage band used to measure recovery.

How does production testing differ from design validation?

Design validation explores performance across the intended operating range and relevant corner conditions. Production testing uses an agreed set of repeatable checks to identify manufacturing defects and verify selected functions on assembled boards. Passing that set does not replace complete design validation.

Do isolated DC DC converters need additional tests?

Isolation requirements can add dielectric-withstand and insulation-resistance testing. Test voltage, duration, connections, and acceptance criteria depend on the product specification and applicable requirements; ordinary output measurements do not verify the isolation barrier.

Effective DC DC converter testing connects each measurement to a defined operating condition and an acceptance limit. For PCB fabrication, assembly, and agreed functional testing of your converter board, contact EBest Circuit at sales@bestpcbs.com to discuss a prototype or production build.

You may also like

PCB Bow & Twist: IPC Limits, Measurement & Calculation Guide

September 18th, 2026

PCB bow and twist are forms of PCB warpage that can affect solder paste printing, component coplanarity, connector fit, automated handling, and final mechanical assembly. The percentage may look small, but on a large or thin PCB, even a fraction of one percent can produce several millimeters of displacement.

For engineers and buyers, the practical questions are therefore not only ā€œIs the board warped?ā€ but how the deformation is classified, how it is measured, which IPC requirement applies, and whether the board meets the agreed flatness specification.

PCB Bow and Twist measurement on a precision surface plate

Key Takeaways

  • PCB bow is a curved deformation, while PCB twist is a diagonal deformation that lifts one corner out of the plane formed by the other three corners.
  • IPC-6012F specifies a default maximum bow and twist of 0.75% for printed boards using surface-mount components and 1.5% for other printed boards, unless procurement documentation specifies otherwise.
  • IPC-TM-650 2.4.22 is the key test method for determining bow and twist percentage on rigid printed boards, rigid portions of rigid-flex boards, and multiple-board panels.
  • For bow, the measured gap is divided by the corresponding board length or width. For production-method twist, the lifted-corner gap is divided by twice the board diagonal.
  • A 200 Ɨ 300 mm SMT PCB with a 0.75% limit allows 1.50 mm bow across the 200 mm direction, 2.25 mm across the 300 mm direction, and approximately 5.41 mm raised-corner gap for the IPC production twist method.
  • Asymmetric stackups, uneven copper distribution, material construction, lamination conditions, and later thermal or mechanical stress can all contribute to PCB warpage.
  • The IPC 0.75% value is an acceptance limit, not necessarily the optimum flatness target for every assembly.

What Are PCB Bow and Twist?

PCB bow and twist are two different forms of deviation from flatness. PCB bow is roughly cylindrical or spherical curvature in which the four corners of a rectangular board remain in one plane, while twist occurs along a diagonal so that one corner lies outside the plane formed by the other three.

Characteristic PCB Bow PCB Twist
Typical shape Arc, hump, or shallow dome Propeller-like diagonal distortion
Corner condition Four corners can remain coplanar One corner lifts relative to the other three
Main measurement reference Board length and width Board diagonal
Production measurement Maximum gap along an edge direction Raised-corner gap

A board can also show a combination of bow and twist. In that case, simply measuring the highest point from a tabletop does not necessarily produce the correct IPC percentage.

The test setup and calculation method need to match the type of deformation being evaluated.

PCB bow compared with PCB twist deformation

What Is the IPC Standard for PCB Bow and Twist?

IPC-6012F specifies that, unless otherwise stated in the procurement documentation, finished rigid printed boards designed in accordance with IPC-2221 have a maximum bow and twist of 0.75% when surface-mount components are used and 1.5% for other printed boards.

Board Application Default IPC-6012F Maximum
Printed board using surface-mount components 0.75%
Other printed boards 1.50%

These percentages are default acceptance requirements, not universal design targets. A customer drawing, procurement specification, or product-specific requirement can call for tighter flatness.

Finished boards are also assessed in their delivered form. If boards are supplied in pallet arrays for assembly, the bow and twist requirement for the array may be agreed separately between the user and supplier.

IPC-TM-650 2.4.22 vs 2.4.22.1: What Is the Difference?

IPC-TM-650 2.4.22 and 2.4.22.1 sound nearly identical, but they report flatness differently.

Test Method Main Purpose Result
IPC-TM-650 2.4.22C Bow and twist of rigid boards, rigid portions of rigid-flex, and multiple-board panels Percentage
IPC-TM-650 2.4.22.1C Maximum vertical displacement of panels, finished rigid boards, and rigid portions of rigid-flex Displacement in mm/in

Method 2.4.22 includes production Go/No-Go procedures for bow and twist, plus a more precise referee procedure for twist. It uses a precision surface plate, feeler or pin gauges, measuring devices, and, for the referee method, additional support and dial-indicator equipment.

Method 2.4.22.1 instead records the maximum vertical displacement of an unrestrained specimen. Its scope applies to laminates at least 0.5 mm [0.020 in] thick and can also be used after etching or thermal stress when agreed between user and supplier.

These methods should therefore not be treated as interchangeable calculations.

How Do You Measure PCB Bow?

PCB bow is measured by placing the board on a precision flat surface with the convex side facing upward and measuring the gap created by the curvature. A bow and twist PCB check should classify the deformation before selecting the measurement method.

For the IPC-TM-650 2.4.22 production method:

  1. Measure the board length L and width W.
  2. Place the board on a precision surface plate, convex side upward.
  3. For the edge being checked, apply enough pressure at both corners of that edge to bring them into contact with the datum surface.
  4. Insert a feeler or pin gauge between the PCB and surface plate.
  5. Determine the largest gauge that fits for the length and width directions.
  6. Record these measurements as RL and RW.
  7. Calculate bow percentage separately for length and width.

IPC calculates bow in the corresponding board direction. The denominator is not automatically the PCB diagonal.

This distinction matters because using the diagonal would produce a lower calculated percentage and could incorrectly classify an out-of-tolerance board as acceptable.

PCB bow measurement using a precision surface plate and feeler gauge with length width and gap dimensions

How Do You Measure PCB Twist?

For production testing, PCB twist is measured by placing three corners of the board against a flat datum surface and measuring the gap beneath the remaining lifted corner.

The IPC-TM-650 2.4.22 procedure is:

  1. Measure the board diagonal and record it as D.
  2. Place the PCB on the surface plate.
  3. Position it so that three corners contact the surface.
  4. If necessary, restrain only one corner to establish three-point contact.
  5. Insert a feeler or pin gauge under the remaining lifted corner.
  6. Find the largest gauge that fits without lifting the other three corners.
  7. Record that gap as R.
  8. Calculate the twist percentage.

The production formula contains a factor of two because constraining one corner against the surface plate approximately doubles the observed vertical twist deflection.

If three corners cannot be brought into contact by restraining only one corner, the referee method should be used instead of forcing the production procedure.

PCB twist measurement showing board diagonal D and raised corner gap R on a precision surface plate

What Is the PCB Bow and Twist Formula?

IPC-TM-650 2.4.22 uses different formulas for bow and production-method twist. A PCB bow and twist calculator must use the correct board direction or diagonal for the deformation being measured.

Bow in the length direction:

BowL (%) = (RL / L) Ɨ 100

Bow in the width direction:

BowW (%) = (RW / W) Ɨ 100

Where:

  • RL = maximum measured gap in the length direction
  • RW = maximum measured gap in the width direction
  • L = PCB length
  • W = PCB width

Twist — production method:

Twist (%) = (R / (2 Ɨ D)) Ɨ 100

Where:

  • R = maximum gap under the raised corner
  • D = PCB diagonal

The factor of two should not be removed when using this IPC production measurement method.

For a rectangular PCB, the diagonal is:

D = √(L² + W²)

How Do You Calculate PCB Bow and Twist?

Consider a 200 Ɨ 300 mm PCB that will use SMT components. Using the default IPC-6012F limit of 0.75%, the maximum allowable production-measurement gaps can be calculated before inspection.

The PCB bow and twist percentage must always be evaluated against the board dimensions and the agreed acceptance limit.

PCB dimensions

  • Width = 200 mm
  • Length = 300 mm
  • Bow/twist limit = 0.75%

First calculate the board diagonal:

D = √(200² + 300²) = 360.56 mm

The allowable gaps are:

Calculation Formula Maximum Gap
Bow across 200 mm direction 200 Ɨ 0.75% 1.50 mm
Bow across 300 mm direction 300 Ɨ 0.75% 2.25 mm
Twist production gap 2 Ɨ 360.56 Ɨ 0.75% 5.41 mm

Now assume the measured 300 mm-direction bow gap is 1.80 mm:

Bow = (1.80 / 300) Ɨ 100 = 0.60%

That result is below 0.75%.

If the measured lifted-corner gap for twist is 4.00 mm:

Twist = (4.00 / (2 Ɨ 360.56)) Ɨ 100 ā‰ˆ 0.55%

That result is also below 0.75%.

This example shows why a physical gap in millimeters cannot be judged by itself. The same displacement produces a different bow or twist percentage depending on board dimensions.

What Causes PCB Bow and Twist?

PCB bow and twist usually result from uneven internal stress rather than one isolated defect. The source can enter during design, material preparation, fabrication, or later thermal processing.

Evaluating bow and twist in PCB production starts with identifying where uneven stress entered the process.

PCB Design

Common design-related contributors include asymmetric stackups, unequal copper weights above and below the centerline, large differences in local copper density, large cutouts, and panel breakaway areas that do not reflect the copper distribution of the finished board.

Materials

Glass-fabric orientation, core and prepreg construction, CTE mismatch, mixed laminate systems, and moisture condition can affect dimensional stability.

PCB Manufacturing

Press conditions, incomplete cure, incorrect prepreg construction, uneven heating or cooling, solder-mask cure, and hot-air solder leveling can introduce or release stress.

Assembly and Handling

Mechanical loading, storage, reflow, fixtures, conveyor support, and asymmetric component mass can further change the board shape.

A useful way to think about these mechanisms is that some stress is built into the PCB during lamination, while other deformation is introduced later by handling or thermal processing.

Why Does Copper Distribution Affect PCB Warpage?

Copper and dielectric materials respond differently to temperature and processing stress, so an unbalanced copper pattern can create unequal forces through the PCB thickness.

The problem can occur in two ways:

  • Layer-to-layer imbalance: one side of the stack has heavier copper or larger plane areas than its mirrored layer.
  • Local imbalance: one region contains dense copper while another region contains very little copper.

During multilayer pressing, copper density also affects resin flow and local pressure. During later thermal cycles, different copper distributions can contribute to unequal expansion and stress.

A symmetrical stackup with similar copper weights and coverage on corresponding layers reduces this risk. Panel breakaway areas should also avoid extreme copper-density differences compared with the PCB itself.

Copper filling or thieving may help balance sparse areas, but it should still respect electrical clearance, impedance, creepage, and signal-integrity requirements.

PCB warpage comparison showing asymmetric stackup and uneven copper versus symmetric stackup and balanced copper

How Can PCB Bow and Twist Be Reduced Before Fabrication?

The most effective time to control PCB warpage is before the stackup and panel design are frozen.

Useful DFM checks include:

  • Keep the multilayer stackup symmetric around the centerline.
  • Use matching copper weights on mirrored layers where practical.
  • Balance copper coverage across opposing sides.
  • Review large copper-free or low-density regions.
  • Keep core and prepreg construction mechanically balanced.
  • Review glass orientation where material construction makes it relevant.
  • Consider board thickness relative to size and mechanical support.
  • Balance copper in panel rails and breakaway areas.
  • Review mixed-material stackups for CTE and lamination compatibility.
  • Define any tighter flatness requirement on the drawing before production.

For EBest Circuit projects, bow-and-twist risk can be reviewed during DFM together with stackup construction, copper distribution, panelization, material selection, and finished thickness.

How Is Bow and Twist Controlled During PCB Manufacturing?

Manufacturing control focuses on preventing uneven stress from being built into or released from the panel.

Important process controls include:

  • Laminate and prepreg storage
  • Glass direction and ply construction
  • Controlled lamination temperature and pressure
  • Resin-flow and cure control
  • Symmetrical panel construction
  • Copper plating balance
  • Solder-mask and legend curing
  • HASL or other high-temperature processing
  • Panel support during handling
  • Controlled cooling
  • Final flatness inspection

Lamination is particularly important because once intrinsic deformation is locked into the multilayer structure, later flattening may not provide a permanent correction.

Final inspection should be performed on the board in the required delivered form and against the applicable customer or IPC limit.

When Should a PCB Use a Tighter Flatness Limit Than IPC 0.75%?

A tighter requirement may be appropriate whenever the standard 0.75% bare-board limit does not provide enough mechanical or assembly margin.

Examples include boards with:

  • Large BGA or fine-pitch area-array packages
  • Long board-edge connectors
  • Press-fit connector fields
  • Tight card-guide or chassis interfaces
  • Thin, large-format PCBs
  • High-density SMT on both sides
  • Precision optical or sensor assemblies
  • Customer-defined coplanarity requirements

The correct tighter value depends on the product. It should not be assumed that every BGA board requires 0.5%, 0.3%, or another generic number.

IPC-6012F allows procurement documentation to specify requirements other than the default 0.75% or 1.5% limits.

For tight-flatness projects, the designer and PCB manufacturer should agree on the measurement method, delivery form, panel condition, temperature condition, and acceptance limit before fabrication.

Does IPC-TM-650 Bow and Twist Apply to an Assembled PCBA?

IPC-TM-650 2.4.22 is primarily a bare printed-board flatness test. Its scope covers individual rigid boards, rigid portions of rigid-flex boards, and multiple-board panels, but it does not address all special conditions of populated assemblies such as component weight, placement, edge supports, and connectors.

An assembled PCBA can behave differently because reflow temperature, component packages, heat sinks, connectors, fixtures, and solder joints all influence deformation.

For temperature-dependent board flatness, separate methods may be used to evaluate local board shape through a simulated reflow cycle. These do not replace room-temperature bow and twist inspection of the bare PCB.

Bare-board bow/twist and assembled-PCBA warpage should therefore be treated as related but different engineering problems.

FAQ About PCB Bow and Twist

1. What is the maximum PCB bow and twist allowed by IPC?
IPC-6012F specifies a default maximum of 0.75% for printed boards using surface-mount components and 1.5% for other printed boards, unless procurement documentation requires a different limit.

2. How is PCB bow percentage calculated?
PCB bow percentage is calculated from the maximum measured gap relative to the corresponding board length or width.

3. How is PCB twist percentage calculated?
PCB twist percentage is calculated from the raised-corner gap and the PCB diagonal using the IPC-TM-650 production method.

4. Is PCB bow the same as PCB twist?
No. Bow is a curved deformation in which the four corners can remain coplanar, while twist is a diagonal deformation that raises one corner relative to the other three.

5. What commonly causes excessive PCB warpage?
Asymmetric stackups, uneven copper distribution, material construction, lamination stress, incomplete cure, mechanical handling, and later thermal processes can all contribute.

6. Can a customer specify a tighter bow and twist limit?
Yes. A customer can define a tighter requirement in the procurement documentation, and that agreed requirement takes precedence over the general IPC default for the project.

PCB bow and twist should be controlled from stackup design through final inspection rather than treated only as an end-of-line flatness problem. Symmetry, copper balance, material construction, lamination, panel design, and thermal processing all influence the final result.

For PCB projects with tight flatness requirements, EBest Circuit can review the Gerber files, stackup, copper distribution, panelization, finished thickness, assembly requirements, and target bow/twist limit before production. Send the project data to sales@bestpcbs.com for DFM review.

You may also like

How Do You Control PCB Surface Flatness?

September 17th, 2026

PCB surface flatness describes how closely a bare board or a defined local area conforms to its intended plane. For fabrication acceptance, bow and twist are the usual whole-board measures; for assembly, local coplanarity near a BGA, connector, thermal interface or test fixture may be just as important. At EBest Circuit (Best Technology), we control flatness through stack-up review, copper balance, lamination, panel design, routing and dimensional inspection, then align the acceptance method with your drawing and assembly process.

Conceptual PCB surface flatness inspection with a height gauge and optical metrology system

What Does PCB Surface Flatness Mean?

PCB flatness is not a single universal reading. A finished board can meet a bow-and-twist limit and still have a local high point that interferes with a heatsink, connector or fine-pitch package. Conversely, a small local feature may be acceptable even when a poorly supported panel appears distorted during handling. The specification must identify the object, area, condition and measurement method.

A flat surface PCB requirement should therefore answer four questions: Is the sample a production panel, a routed bare board or an assembled board? Is the concern global bow and twist or local surface profile? Is the measurement made at room temperature or through a thermal cycle? Which datum, fixture and acceptance limit apply?

Do not confuse PCB surface flatness with PCB surface roughness. Roughness describes small-scale texture, while flatness concerns form over a much larger area. PCB surface finish also affects pad planarity and solderability, but an ENIG or OSP coating cannot correct a warped laminate.

PCB Bow, Twist and Local Coplanarity: What Is the Difference?

Bow is a roughly cylindrical or spherical curvature in which the corners of a rectangular board remain in one plane. Twist is diagonal deformation: three corners can touch a reference plane while the fourth is raised. Local coplanarity describes height variation within a defined region, such as a BGA land field or the mounting area for a power module.

Conceptual comparison of PCB bow and PCB twist against a flat reference plane
Condition What changes Useful measurement basis
Bow The board curves along its length or width while the corners remain approximately coplanar Maximum gap divided by the relevant board dimension
Twist One corner rises relative to the plane formed by the other three corners Corner displacement and diagonal length using the specified method
Local coplanarity A defined pad, component or mounting region departs from its local datum plane Profile map, CMM or optical measurement over the stated area
Dynamic warpage Board shape changes as temperature changes Thermal-profile measurement with the agreed support condition

The phrase PCB warpage is often used broadly for bow, twist and temperature-dependent shape change. A PCB bow and twist specification is appropriate for room-temperature bare-board acceptance, but it should not be treated as proof of local BGA coplanarity or behavior during reflow.

Why Does Flatness Matter During PCB Assembly?

Assembly equipment assumes a predictable relationship between the board, stencil, placement head and support system. Excessive deformation can reduce contact between the stencil and pads, change solder-paste release, shift the focal plane for inspection, or leave a large package with uneven stand-off. Press-fit connectors, edge-card contacts and enclosure features can also become difficult to align.

Conceptual illustration of PCB flatness effects on stencil contact, BGA coplanarity and fixture support

For fine-pitch assemblies, our HDI PCB manufacturing and PCB assembly services can be reviewed together. The board construction, solder-paste process, package coplanarity and underside support all affect the result. A flat bare board does not eliminate every assembly variable, and a fixture that forces a board flat can hide its free-state deformation.

Mechanical interfaces create another constraint. If a PCB must contact a thermal pad or metal baseplate, the drawing should define the mounting region and allowable gap rather than relying on a general statement such as ā€œboard must be flat.ā€

How Is PCB Flatness Measured?

A basic PCB flatness measurement places the bare board on a precision surface plate and uses feeler gauges, a height indicator or equivalent metrology to measure the gap. IPC-TM-650 Method 2.4.22 describes production and referee procedures for bow and twist percentage on rigid boards, rigid portions of rigid-flex boards and panels. Its scope does not establish the special support conditions needed for populated assemblies.

Measurement task Typical equipment Report should record
Go/no-go bow check Surface plate and calculated feeler or pin gauge Board length/width, permitted percentage and tested direction
Actual bow percentage Surface plate, gauge set and dimensional measurement Maximum gap, corresponding span and calculated result
Twist measurement Surface plate, corner support and height gauge Diagonal, raised-corner displacement and calculation method
Local surface profile CMM, laser scanner or optical metrology Datum, area of interest, point spacing and maximum deviation
Thermal warpage Temperature-controlled optical measurement system Temperature profile, support, side viewed and shape versus time

For bow, the percentage is the maximum gap divided by the measured length or width, multiplied by 100. Under the production twist method in IPC-TM-650 2.4.22, twist percentage is the measured raised-corner gap divided by twice the diagonal, multiplied by 100. A PCB bow and twist formula must therefore match the selected procedure. A PCB bow and twist calculator is only as reliable as its inputs; using the wrong span or fixture creates a precise-looking but invalid result.

Record the board dimensions, diagonal, measured gap, test side and restraint used for every PCB bow and twist measurement. This is more useful than reporting only a pass/fail label because it makes the result reproducible.

A documented PCB surface flatness check should also identify whether protective films, tooling tabs or breakaway rails remain on the sample. If measurements from the fabricator and assembler disagree, first compare sample state, reference plane, restraint and temperature before comparing numbers.

Which Flatness Limits Should You Put on the Fabrication Drawing?

A PCB flatness specification should state the controlling document and revision, product class where applicable, maximum bow and twist, test condition, sample state and any local coplanarity zone. A PCB flatness tolerance is meaningful only when those conditions are defined. ā€œMeet IPCā€ alone is incomplete because several IPC documents address different products, methods and acceptance contexts.

For our FR4 boards, we list a bow-and-twist capability of ≤0.75%, subject to the stack-up, board size, thickness, material system, copper distribution and engineering review. This is a manufacturing capability statement, not an automatic limit for every design. A thin, long board, a mixed-material stack-up or a local interface may need a different requirement and a dedicated measurement plan.

Drawing item Example of a clear instruction Why it matters
Sample state Routed bare board after final finish, rails removed Prevents panel rails from masking individual-board shape
Global requirement Maximum bow and twist per the named method and agreed percentage Defines the overall acceptance calculation
Local requirement Maximum plane deviation within a marked component or mounting area Protects the interface that drives assembly performance
Thermal condition Room temperature or specified temperature profile Separates incoming inspection from reflow behavior
Reporting Lot sample size, datum, instrument and measured result Makes supplier and customer data comparable

IPC-6012 bow and twist requirements should be interpreted with the purchase documentation and applicable revision. If your product has a tighter enclosure, optics or thermal-interface requirement, put that requirement on the drawing instead of expecting the general board class to imply it.

What Causes PCB Warpage?

PCB warpage develops when stresses are not balanced through the board thickness or across the panel. Laminate resin, glass reinforcement, copper and surface coatings expand and contract differently. Lamination, oxide treatment, solder-mask curing, surface finishing and assembly reflow expose the construction to repeated heat and moisture changes.

  • Asymmetric stack-up: different dielectric thicknesses or copper weights above and below the centerline create unequal shrinkage.
  • Uneven copper distribution: a solid plane on one side and sparse routing on the opposite side can leave residual stress after cooling.
  • Material mismatch: hybrid high-frequency, metal-core or stiffener constructions can respond differently to temperature.
  • Thin or elongated geometry: low bending stiffness makes the same residual stress produce more visible deflection.
  • Panel and routing design: weak rails, uneven coupon placement, large cutouts and an unbalanced routing sequence can release stress unevenly.
  • Moisture and thermal history: storage, baking, solder-mask cure and reflow can change the free-state shape.

A PCB warpage calculation based only on laminate CTE cannot predict the final board. Copper pattern, resin flow, press cycle, panel position, routing and later assembly loads also matter. Use calculation to compare design options, then validate critical builds with representative coupons or samples.

How Do Stack-Up Symmetry and Copper Balance Reduce Warpage?

A mechanically balanced stack places similar copper weights and dielectric structures at comparable distances from the centerline. It does not require identical routing on every layer, but it avoids unnecessary imbalance in copper area and layer construction. This gives the laminate a more uniform response during pressing and cooling.

Conceptual PCB stack-up comparison showing balanced and unbalanced copper distribution

Our FR4 PCB manufacturing supports single-sided, double-sided and multilayer constructions up to 32 layers, subject to engineering review. More layers do not automatically improve or reduce flatness. What matters is the actual build: core and prepreg selection, copper weight, layer pairing, resin fill, overall thickness and panel utilization.

Copper thieving can improve local plating distribution and may help balance unused panel areas, but it is not a universal repair for an asymmetric product stack-up. We review copper distribution together with impedance, spacing and manufacturability so a flatness correction does not create an electrical or fabrication problem elsewhere.

How Do Board Thickness, Panelization and Routing Affect Flatness?

Thickness raises bending stiffness, so very thin boards are more sensitive to handling and residual stress. Our extra-thin PCB options include constructions from 0.15 mm, subject to material, size and engineering review. A thin-board requirement should therefore include panel support, assembly fixture and handling expectations rather than only the nominal thickness.

Panelization affects flatness before and after separation. Rails, crossbars, breakaway tabs, V-scores, routed slots and coupon placement change panel stiffness and the way stress is released. A large panel can pass while restrained by its frame, yet individual boards may change shape after routing. For flatness-critical parts, inspect both the production panel and the final routed board when those states serve different purposes.

Board outline matters too. Long narrow shapes, large internal windows and one-sided edge copper can create compliant regions. The best corrective action may be a stack-up change, panel rotation, added temporary support or revised routing sequence; simply increasing the final thickness can conflict with connectors, impedance or enclosure space.

Can PCB Surface Finish Improve Flatness?

A PCB surface finish can improve pad planarity relative to another finish, but it does not make the entire laminate flat. ENIG and immersion finishes deposit a comparatively uniform coating on exposed copper, while HASL can leave more variation across individual pads. This distinction matters for fine-pitch solder printing and probing.

However, the phrase PCB surface finish flat surface should not be interpreted as an overall warpage control method. Finish thickness is small compared with the board stack, and the chemical or thermal process cannot reverse a mechanically unbalanced construction. Select the finish for solderability, contact function, wire bonding, shelf life and pad-planarity needs; control global shape through the board design and fabrication process.

How Do We Control Flatness During PCB Manufacturing?

We begin with the released stack-up and panel, because most flatness risks are easier to prevent than to sort after fabrication. Our DFM review looks for asymmetry, concentrated copper, thin long geometry, mixed materials, large openings, unusual routing and local interfaces that deserve their own tolerance.

  1. Confirm the applicable flatness definition, acceptance method and sample state.
  2. Review layer symmetry, dielectric distribution and copper balance.
  3. Plan panel rails, coupons, scoring or routing so the panel remains stable during processing.
  4. Control lamination, curing and cooling according to the approved material and stack-up.
  5. Inspect at the state that matters: panel, routed bare board and, when separately agreed, the assembly condition.
  6. Use dimensional data to distinguish a design-driven pattern from a process or handling issue.

Our listed quality capabilities include 3D dimensional measurement, AOI, microsection analysis and electrical testing. These tools answer different questions. Flatness metrology measures shape; electrical testing checks continuity and insulation; microsectioning examines internal structure. One result should not be presented as proof of another.

What Should You Check After Reflow or Depaneling?

A room-temperature bare-board check is not the same as an assembled-board assessment. During reflow, the board becomes less stiff and materials expand at different rates. Components, solder, edge supports and fixtures add loads that are outside the basic bare-board bow-and-twist method. After cooling, some deformation recovers and some may remain.

When failure appears only after assembly, compare incoming flatness, panel location, paste printing, reflow profile, support-pin layout, component distribution and depaneling method. Measure the board both free and in its intended fixture if the product relies on mounting force. Record which condition produces the functional problem.

For a connector or thermal interface, inspect the actual local zone rather than averaging the entire board. For BGA-related opens, separate PCB shape from package warpage, paste volume and pad design before changing the fabrication limit.

What Information Should You Send for a Flatness-Critical PCB Order?

Send the fabrication files and a controlled drawing that identifies the critical flatness requirement. A complete manufacturing package includes:

  • Finished board dimensions, outline and panel preference
  • Layer count, proposed stack-up, copper weights and finished thickness
  • Material system and any mixed-material or stiffener construction
  • Maximum bow and twist, controlling method and sample state
  • Local coplanarity area, datum, maximum deviation and inspection method
  • Assembly process, peak thermal exposure and fixture constraints
  • Critical components, connectors, heat spreaders and enclosure interfaces
  • Required report format, sample size and lot traceability

At EBest Circuit (Best Technology), we will review the requirement against the actual board construction instead of treating one percentage as universal. Send your files and target PCB surface flatness criteria to sales@bestpcbs.com. We can align the drawing, manufacturing plan and assembly risk before production planning.

You may also like

PCB Test Coupons: Types, Testing & IPC Guide

September 17th, 2026

PCB test coupons are representative test structures placed on the same fabrication panel as the production boards. They are built with the same materials, copper plating, lamination, drilling, and other key processes so manufacturers can verify characteristics such as controlled impedance, plated-hole quality, via reliability, registration, and solderability without cutting into the finished PCB.

Different PCB test coupons serve different purposes. Impedance coupons are commonly checked with TDR, while structural coupons can be microsectioned to inspect plating and internal alignment. The coupon design should reflect the actual production stackup and fabrication process.

PCB test coupons integrated into the panel rail of a production PCB panel

What Is a PCB Test Coupon?

A PCB test coupon is a dedicated test structure manufactured on the same panel as the production PCB to represent selected features of the finished board.

Unlike the functional PCB, the coupon is created specifically for inspection or measurement. Depending on the requirement, it may reproduce:

  • Controlled-impedance traces
  • Plated through holes
  • Microvias or blind vias
  • Internal layer registration features
  • Copper plating structures
  • Solderability features

The key point is representation. A useful coupon should experience the same relevant fabrication processes as the board it is intended to represent.

PCB test coupons are commonly placed in the panel rail or other non-product area, so testing does not consume a usable PCB.

At EBest Circuit, coupon requirements can be reviewed together with the production stackup during DFM. For controlled-impedance, HDI, RF, or high-reliability boards, this helps keep the test structure aligned with the actual PCB manufacturing conditions.

Why Are Test Coupons Used Instead of Testing the Production PCB?

PCB test coupons allow measurements and destructive inspections to be performed without damaging the production board.

Some verification methods cannot be carried out conveniently on a finished PCB. Microsection analysis, for example, requires the sample to be cut, mounted, polished, and inspected under magnification.

Coupons also provide a more consistent structure for tests such as TDR because production routing may contain:

  • Vias
  • Pads
  • Connectors
  • BGA breakouts
  • Plane changes
  • Short trace segments

These features can make measurement results harder to interpret.

A dedicated coupon can reproduce the required stackup and trace geometry while providing enough length and accessible test points for repeatable measurement.

The coupon therefore does not replace electrical or functional testing of the PCB. It provides process evidence for specific fabrication characteristics.

What Types of PCB Test Coupons Are Commonly Used?

PCB test coupon types are usually selected according to what needs to be verified rather than by using one universal coupon design.

Coupon / Test Structure What It Checks Typical Test Method
Impedance coupon Single-ended or differential impedance TDR
PTH structural coupon Hole wall plating and registration Microsection
Via reliability coupon Via or interconnect integrity Thermal stress / resistance monitoring
Microvia coupon HDI microvia quality and stacking Microsection / reliability test
Solderability coupon Solder wetting performance Solderability test
Peel-strength coupon Copper adhesion Peel test
SIR coupon Surface insulation resistance Electrical resistance testing

Some IPC qualification and conformance structures use letter-based coupon designations. However, for most PCB buyers and engineers, the more useful question is not the letter itself but what manufacturing characteristic the coupon is intended to verify.

Common PCB test coupon types including impedance plated through-hole microvia via reliability solderability and SIR coupons

What Can PCB Test Coupons Verify?

PCB test coupons can verify several manufacturing characteristics that are difficult to confirm from visual inspection alone.

Common checks include:

  • Controlled impedance
  • Copper plating thickness
  • Plated through-hole integrity
  • Microvia quality
  • Annular ring condition
  • Internal layer registration
  • Solderability
  • Copper adhesion
  • Interconnect reliability

For example, an impedance coupon can confirm whether a nominal 50 Ī© or 100 Ī© structure is within tolerance after lamination, plating, and etching.

A microsection coupon serves a different purpose. It allows the manufacturer to inspect the actual cross-section of a plated hole or via and evaluate conditions such as copper distribution, registration, and interface quality.

PCB test coupon illustrating impedance trace geometry plating via quality and layer registration verification

Where Are Test Coupons Located on a PCB Panel?

PCB test coupons are usually placed in the panel rail or another non-functional area of the production panel.

This position allows the coupon to travel through the same major fabrication processes as the PCBs while remaining separate from the customer’s usable board outline.

A useful coupon should be positioned so that it represents the production process as closely as practical, especially for:

  • Lamination
  • Drilling
  • Copper plating
  • Etching
  • Surface treatment

Coupon placement also needs to leave enough room for test access, sectioning, or removal from the panel.

For controlled-impedance production, the coupon is typically designed around the same layer pair, dielectric thickness, copper condition, and trace geometry used by the actual impedance-controlled routing.

PCB panel showing test coupons located in the top and bottom panel rails

How Are Impedance Test Coupons Tested with TDR?

An impedance test coupon reproduces the controlled-impedance structure of the production PCB so its characteristic impedance can be measured with time-domain reflectometry, or TDR.

The coupon normally represents the same:

  • Signal layer
  • Reference plane
  • Dielectric thickness
  • Copper thickness
  • Trace width
  • Differential spacing, where applicable
  • Material system

During TDR testing, a fast electrical edge is launched into the coupon. The instrument measures reflections along the transmission line and converts them into an impedance profile.

The result is then compared with the specified target, such as:

  • 50 Ī© single-ended
  • 90 Ī© differential
  • 100 Ī© differential

A typical tolerance may be ±10%, although tighter limits can be specified.

The coupon should be based on the final production stackup rather than only the original CAD trace width. Plating, etching, dielectric thickness, and manufacturing compensation can all change the finished impedance.

PCB impedance test coupon connected to TDR equipment for controlled impedance verification

How Are Test Coupons Used for Microsection and Via Inspection?

Microsection coupons are cut and polished so the internal PCB structure can be inspected directly under magnification.

This method is commonly used to evaluate plated through holes, blind vias, microvias, and multilayer registration.

A typical microsection can reveal:

  • Hole-wall copper thickness
  • Copper distribution
  • Annular ring condition
  • Layer-to-hole registration
  • Resin condition
  • Via interfaces
  • Microvia geometry
  • Lamination quality

Because the coupon is intentionally sacrificed, the production PCB remains intact.

For HDI boards, microsection inspection is especially useful because microvias, stacked structures, and thin dielectric layers can create manufacturing risks that are not visible from the board surface.

Microsection results should be interpreted against the relevant drawing, customer specification, and applicable IPC acceptance requirements rather than treated as a generic pass/fail image.

PCB microsection showing plated through hole microvia copper layers annular ring and resin

Who Should Design PCB Test Coupons—the Designer or the Fabricator?

PCB test coupon design is typically a shared responsibility: the PCB designer defines the electrical and reliability requirements, while the fabricator finalizes the coupon structure for the actual production process.

The customer should provide requirements such as:

  • Target impedance
  • Impedance tolerance
  • Stackup constraints
  • Material requirement
  • Via structure
  • Reliability requirement
  • Required reports or inspection records

The fabricator then knows the actual production details, including dielectric availability, drill size, finished copper thickness, plating allowance, and etching compensation.

For that reason, it is often better for the PCB manufacturer to create or adjust the coupon after the production stackup is confirmed.

If a customer-supplied coupon is included in the fabrication data, it should still be reviewed during DFM to make sure it matches the manufacturing stackup and test method.

Engineer reviewing PCB stackup impedance and test coupon requirements during DFM

What Test Coupon Requirements Should You Include in Your PCB RFQ?

A PCB RFQ should clearly state what needs to be verified rather than simply asking for ā€œtest coupons.ā€

For controlled-impedance or high-reliability projects, provide:

  • Gerber or ODB++ files
  • PCB stackup or stackup constraints
  • Material grade
  • Finished board thickness
  • Copper weight
  • Target impedance
  • Single-ended or differential requirement
  • Impedance tolerance
  • Critical routing layers
  • Via or microvia structure
  • Required test reports
  • Whether physical coupons should be returned

For example, ā€œ50 Ī© controlled impedance requiredā€ is less useful than specifying the routing layer, reference plane, stackup requirement, and tolerance.

FAQ About PCB Test Coupons

1. Is a PCB test coupon part of the finished PCB? No. It is normally placed in the panel rail or another non-product area and removed from the production panel.

2. Do I need to include a test coupon in my Gerber files? Not always. In many projects, the customer provides the test requirement and the PCB manufacturer creates the coupon based on the final production stackup.

3. What is an impedance test coupon? It is a representative transmission-line structure used to measure the finished PCB impedance, commonly with TDR.

4. Can a test coupon prove that every PCB on the panel is good? No. A coupon provides representative process evidence for specific characteristics. It does not replace board-level inspection or electrical testing.

5. Are PCB test coupons normally sent to the customer? They can be. Whether physical coupons, TDR reports, microsection images, or other records are supplied should be defined in the order or quality requirement.

6. What information should I provide for controlled-impedance coupon testing? Provide the target impedance, tolerance, routing layer, reference plane, stackup, material, copper weight, and any special coupon or reporting requirements.

Ready to Review Your PCB Test Coupon Requirements?

PCB test coupons are most useful when they are tied to a specific manufacturing risk, whether that is impedance, plating, microvia quality, registration, or another measurable characteristic. Defining the test requirement before production makes the coupon more representative and the resulting data more useful.

EBest Circuit supports controlled-impedance, HDI, RF, multilayer PCB manufacturing, PCBA, DFM review, TDR testing, and microsection inspection. For projects that require coupon-based verification, send your Gerber files and PCB specifications to sales@bestpcbs.com. Our engineering team can review the stackup, test requirements, and coupon approach before fabrication.

After coupon results are approved, our SMT assembly workflow can also coordinate circuit board stencil requirements with the released fabrication data.

You may also like

PCBA Process Control Guide for Consistent Assembly Quality

September 16th, 2026

PCBA process control manages the materials, equipment settings, soldering conditions, and production checks that determine PCB assembly quality. It combines defined operating limits with measurements and a clear response when the process changes. The aim is consistent production across boards, shifts, and repeat orders, with issues addressed during manufacturing rather than discovered only at final inspection.

At EBest Circuit, our four SMT lines are supported by solder paste inspection (SPI), automated optical inspection (AOI), and X-ray inspection. Our manufacturing execution system (MES) links material usage, process history, and inspection data, giving our team a way to investigate a specific build rather than relying on a final pass/fail report.

PCBA process control

What Is PCBA Process Control?

PCBA process control is the ongoing management of the variables that affect assembly results, including material condition, paste deposition, component position, and soldering temperature.

It connects machine settings with what actually happens on the board. Squeegee pressure is a printer setting; the solder paste volume deposited on a pad is a measurable result. Both belong in the control system, because an approved machine recipe still needs verification on the assembly.

Product inspection and process control therefore serve different purposes. Inspection decides whether an assembly meets its acceptance requirements. Process control manages the conditions used to produce it.

Consider a solder bridge found after reflow. Removing the bridge corrects that board. Reviewing the relevant paste deposits, placement alignment, and soldering conditions helps identify the source of the problem. The production change should follow the evidence, with subsequent boards checked to confirm its effect.

What Should a PCBA Process Control Plan Include?

A PCBA process control plan should identify each controlled characteristic, its requirement, the checking method and frequency, the responsible person, and the response to an abnormal result.

The following examples show how those requirements can translate into line-side instructions. They are a starting point, not a completed production plan.

Operation Control point Verification Initial response to a confirmed issue
Material release PCB revision and component identity BOM, drawing, and label checks Hold the affected kit
Paste printing Deposit volume, height, and offset SPI against validated limits Hold affected boards; review printing
Placement Position, orientation, and polarity First-article checks and applicable AOI Review program and feeder setup
Reflow Peak temperature and time above liquidus Measured board profile Assess affected boards; verify the recipe
Electrical testing Connections and specified functions Approved test program Separate product faults from test-system faults

Each row still needs product-specific limits, sampling or check intervals, ownership, and release authority. Include startup, replenishment, maintenance, and changeover checks where relevant.

Assemblies requiring cleaning or coating also need controls for those operations. The plan should follow the actual manufacturing route.

How Are PCBs and Components Controlled Before Assembly?

PCBs and components are controlled before assembly by confirming that the released materials match the build documents and remain suitable for the intended process.

Three checks cover the main preparation work:

  • PCB identity and condition: Confirm the part number, revision, specified finish, packaging condition, and relevant incoming acceptance requirements.
  • Component identity: Match the manufacturer part number, package, value, and approved alternatives to the bill of materials (BOM). Resolve substitutions before releasing the kit.
  • Handling condition: Check moisture-sensitive packaging and exposure history, while maintaining electrostatic discharge (ESD) protection during storage, kitting, and loading.

For moisture-sensitive devices, floor life is tied to the device’s moisture sensitivity level and handling conditions. Track exposure after opening the moisture-barrier bag and apply the relevant manufacturer and J-STD-033 instructions.

Baking should follow that assessment, with the device and packaging temperature limits considered. Specify PCB drying separately from component baking, using each supplier’s instructions rather than one shared recipe.

Keep accepted and held materials clearly separated at the point of use.

How Is Solder Paste Printing Controlled in PCBA?

Solder paste printing is controlled by keeping the paste, stencil, printer setup, and board support within a verified operating window.

The main controls work together:

  • Paste condition: Use the specified alloy and flux system, following the supplier’s storage, conditioning, and working-life instructions.
  • Stencil and support: Confirm the stencil revision, aperture condition, underside cleanliness, and support beneath the printed area.
  • Printer settings: Control alignment, squeegee pressure and speed, stencil separation, and the cleaning cycle.

SPI then checks the result on the board, including deposit volume, height, area, and offset. Set the inspection limits for the relevant pad geometry and assembly requirements.

A useful investigation starts with the pattern. As an example, repeated low deposits around one fine-pitch package justify checking those apertures and local board support. A shift across the entire panel calls for an alignment review.

Verify the next prints after an adjustment. For a confirmed failed print, keep the board out of placement until it has an approved disposition, including any required cleaning and reprinting.

PCBA process control

How Is Component Placement Accuracy Controlled in PCBA?

Component placement accuracy is controlled through correct placement data, verified feeder loading, maintained pickup hardware, and checks on the populated board.

The setup has three distinct parts:

  • Program: Coordinates, board side, rotation, package definition, fiducial recognition, and placement height.
  • Material loading: Correct reel or tray, feeder assignment, component orientation, and replenishment checks.
  • Pickup hardware: Suitable nozzles, clean pickup surfaces, reliable vacuum, and correctly indexed feeders.

A first-article check confirms that the setup matches the assembly drawing, especially around polarized devices and fine-pitch packages. Repeat the affected checks after a relevant program, material, or setup change.

Keep positional accuracy separate from component identity. A part can be accurately placed while still being the wrong value or manufacturer part number. Feeder verification addresses that distinction.

During production, review pickup errors and repeated offsets by feeder, nozzle, and component location. In a troubleshooting example, errors associated with one feeder should prompt a local investigation before changing the coordinate origin for the entire board.

How Is the Reflow Soldering Profile Controlled in PCBA?

The reflow soldering profile is controlled by measuring temperature over time on a representative assembly and comparing the measurements with the approved thermal window.

That window must accommodate the solder paste, components, and PCB. The main measurements are:

Profile measurement What it establishes
Heating rate How quickly the assembly heats
Soak, when specified Exposure through the selected pre-reflow temperature range
Peak temperature Highest temperature at each monitored location
Time above liquidus Duration above the solder alloy’s liquidus temperature
Cooling rate How quickly the assembly cools after reflow

These measurements should be evaluated together against the selected solder paste’s process requirements.

Attach thermocouples at relevant solder-joint and component locations, including areas expected to heat fastest and slowest. A dense connector area and a small component near the board edge may experience different profiles.

Use the measured results to establish oven zone settings and conveyor speed. Component temperature ratings constrain the profile, while the solder paste has its own process requirements.

Oven setpoints are not the same as temperatures measured on the assembly. Retain the qualified profile with the recipe so repeat builds have a defined thermal reference.

PCBA process control

How Is Through-Hole Soldering Controlled in PCBA?

Through-hole soldering is controlled through flux application, board preheat, solder temperature, contact conditions, and inspection of the completed joints.

The settings depend on the soldering method:

Method Main controls
Wave soldering Flux coverage, preheat, solder temperature, wave height, conveyor speed, and contact time
Selective soldering Flux location, preheat, nozzle condition, solder temperature, travel path, and dwell time
Hand soldering Tip size and condition, verified temperature, solder and flux selection, and contact time

These controls address how flux and heat reach the joint, rather than relying on the solder-pot or iron temperature alone.

Preheat prepares the flux and raises the assembly temperature before solder contact. Areas connected to substantial copper deserve particular attention during thermal verification.

For an insufficient-hole-fill investigation, review heat delivery and flux coverage alongside lead-to-hole fit and solder access. Increasing solder temperature alone may leave the underlying issue unresolved.

Inspect wetting, hole fill, bridging, and other applicable features against the agreed acceptance criteria. Group joints by their demonstrated process needs where appropriate; a large power connector and a small signal header may need different selective-soldering settings.

How Do Inspection and Test Data Support PCBA Process Control?

Inspection and test data support PCBA process control by showing which defects recur, where they occur, and whether an adjustment improves the result.

Organize findings by reference designator, defect type, board identity, and production time. Compare like-for-like builds and consistent test coverage when reviewing trends.

For example, repeated AOI findings at the same component location provide a starting point for checking the placement and soldering process. Confirm the reported condition before changing settings. Electrical failures also warrant a fixture and probe-contact check, since test-system faults can affect results.

Track first-pass yield separately from final yield. First-pass yield counts assemblies that complete the defined operation successfully without repair or retest.

Suppose 100 boards enter a test operation, 96 pass immediately, and four pass after rework. First-pass yield is 96%, while final yield is 100%. Keeping both figures shows the work required to achieve the shipment result.

PCBA process control

How Is SPC Used to Monitor PCBA Process Stability?

Statistical process control (SPC) monitors PCBA process stability by tracking comparable measurements over time and looking for statistically meaningful changes.

Start with a defined characteristic, such as paste volume for one pad type. Confirm measurement repeatability, collect data in production order, and select a control chart suited to the data and sampling method.

The distinction between limits is important:

  • Control limits come from process data and help identify changes in behavior.
  • Specification limits come from engineering or customer requirements and define acceptable output.
  • Capability indices, including Cp and Cpk, compare a stable process with those specification limits.

For example, a paste-volume trend can trigger investigation while individual deposits remain within specification. Follow the chart’s defined signal rules rather than adjusting the printer after every small fluctuation.

Evaluate capability after confirming stability and suitable data assumptions. Standard Cp and Cpk interpretation assumes normally distributed measurements. Group pads with different volume targets separately so their individual process behavior remains visible.

How Are PCBA Process Deviations Handled?

PCBA process deviations are handled by confirming the issue, containing potentially affected assemblies, correcting the cause, and verifying conditions before production resumes.

A practical response follows five steps:

  1. Confirm the finding. Check the board, measurement, equipment status, and applicable program. Determine whether the issue is a product defect, process deviation, or measurement error.
  2. Establish the affected scope. Identify the relevant material lot, production interval, equipment, and boards. Hold potentially affected assemblies while their status is evaluated.
  3. Investigate the cause. Compare the issue with feeder changes, replenishment, maintenance, material substitutions, and process adjustments. Use measurements and controlled trials to test the likely explanation.
  4. Correct and verify. Apply the approved action, repeat the relevant setup or first-article checks, and confirm that subsequent results meet the defined requirements.
  5. Authorize restart and product disposition. Release the process through the designated approver. Separately decide whether held boards can be released, reworked, repaired with authorization, or scrapped.

In a wrong-reel example, the affected scope includes boards populated since that reel was loaded. Replacing the reel fixes the ongoing setup; the already-built boards still require evaluation.

Continue the specified monitoring after restart and update the relevant instruction when the investigation identifies a lasting process change. A successful trial supports restart; the follow-up results show whether the correction remains effective.

What Records Are Needed for PCBA Process Traceability?

PCBA process traceability requires records that connect an assembly’s batch or serial number with its materials, manufacturing history, and quality results.

The record structure should cover:

  • Materials: PCB and component lots, solder paste identity, approved substitutions, and relevant exposure records.
  • Manufacturing: BOM and drawing revisions, equipment and program versions, production timestamps, and applicable process measurements.
  • Quality: Inspection and test results, failure locations, rework, retests, and final release decisions.

Set the traceability detail and retention period before production. IPC-1782 provides a risk-based framework covering manufacturing and supply-chain traceability, with the required scope agreed between customer and supplier.

Record resolution determines how precisely an investigation can identify affected product. Lot-level information supports batch-level tracking; unit-level links can narrow the scope when the underlying material and process records support that detail.

A useful verification exercise works in both directions: select a finished board and retrieve its history, then select a component lot and identify the assemblies that used it. Include reworked boards in the exercise so replacement components remain connected to the final assembly.

FAQs About PCBA Process Control

1. Which IPC Standards Apply to PCBA Process Control?

IPC J-STD-001 covers soldering materials, methods, and process requirements; IPC-A-610 covers assembly acceptance. J-STD-033 supports moisture-sensitive component handling, and IPC-1782 addresses traceability. Agree on the applicable revisions, product class, and customer requirements before the build.

2. How Often Should a PCBA Reflow Profile Be Verified?

Verify it during qualification, at the interval defined in the control plan, and after changes that could affect board temperatures. Relevant triggers include a new thermal recipe, significant oven maintenance, or changes to the assembly’s thermal characteristics.

3. Can SPC Be Used for Low-Volume PCB Assembly?

Yes, when the measurements are comparable and the dataset supports the chosen method. Small batches may need data accumulated across comparable runs. Use setup verification and first-article checks while establishing a baseline, and assess capability only when its statistical prerequisites are met.

4. Does Every PCBA Require X-Ray Inspection?

No. X-ray coverage should reflect hidden-joint risks, package types, and customer requirements. BGA and QFN connections are common candidates. Define the inspected features and acceptance limits as part of the inspection plan.

5. When Do Component Substitutions Require PCBA Process Revalidation?

Revalidation is needed when a substitution changes conditions covered by the approved process, such as package geometry, moisture sensitivity, or temperature limits. Review the change first, then specify the affected placement, soldering, inspection, and test checks.

For a new PCBA build or a repeat order with changes, send your Gerber files, BOM, placement data, assembly drawings, and test requirements to sales@bestpcbs.com. Include the required IPC class and any inspection or traceability deliverables.

EBest Circuit provides PCB fabrication, component sourcing, assembly, and testing. Share critical packages, approved substitutions, and previous manufacturing concerns with the project files so the engineering review can focus on the PCBA process control your assembly needs.

You may also like

IPC 1601A: PCB Handling, Storage and Baking Guide

September 15th, 2026

IPC 1601A is the June 2016 guide for handling, packaging and storing printed circuit boards before and during assembly. It addresses moisture uptake, contamination, mechanical damage and loss of solderability. It is not the current edition: IPC-1602 replaced it in 2020, and the official revision table lists IPC-1602A, November 2024, as of September 2026.

If your drawing still specifies IPC-1601A, confirm that edition with your customer rather than silently changing it. For production, the useful questions are concrete: what packaging protects this board, how should an opened lot be stored, and does it need a validated drying cycle before soldering?

IPC 1601A PCB handling and storage illustration with bare boards, dry packaging and humidity indicator card

What Does IPC-1601A Cover?

IPC-1601A covers the handling of printed boards from fabrication through shipment, receiving, storage and soldering. Its focus is preserving the board’s condition, not defining every fabrication acceptance limit or every assembled solder-joint criterion.

The IPC 1601A 2016 edition organizes the subject into fabrication and handling, packaging and shipment, then receiving and assembly. A board that passes electrical testing can still become difficult to solder after poor storage; these are different quality checks.

Document Main purpose
IPC-1601A Historical printed-board handling and storage guidance
IPC-1602 Printed-board handling and storage requirements and recommendations
J-STD-003 Solderability testing of printed boards
J-STD-001 Requirements for soldered electrical and electronic assemblies

IPC 1601 and 1602: What Is the Difference?

IPC-1601 is a guideline series; IPC-1602 replaced it with a standard containing both requirements and recommendations. In IPC-1602, ā€œshallā€ identifies a requirement, while ā€œshouldā€ identifies guidance.

  • August 2010: original IPC-1601.
  • June 2016: IPC-1601A revision.
  • April 2020: IPC-1602 explicitly superseded IPC-1601A.
  • November 2024: IPC-1602A, the revision currently listed by the publisher.

For a new purchase specification, identify the document and revision explicitly. For an existing approved product, resolve any revision change through the customer’s document-control process. A newer publication is not permission to alter an agreed acceptance basis.

PCB Storage Requirements

Keep boards in their specified protective packaging, monitor the storage environment, and follow the supplier’s limits for the exact laminate and surface finish. Room storage and low-humidity dry storage are not interchangeable conditions.

Published manufacturer examples show why a single number can be misleading:

Published example Condition Application
KSG storage guidance 20°C ± 5°C; maximum 60% RH Boards kept in closed transport packaging under its stated conditions
Würth Elektronik flex guidance 5% RH at room temperature Dry-cabinet storage of its flex and rigid-flex products

These are supplier-specific examples, not universal IPC-1601A limits or EBest Circuit guarantees. Specify the permitted temperature and relative humidity, packaging state, storage duration and action after an excursion. Record actual conditions where the stock is held, not just the building’s air-conditioning setpoint.

Keep lots identifiable and use the earliest approved expiry date first. Do not mix opened boards with an unopened lot and retain only the newer package label.

What Belongs in PCB Dry Packaging?

Dry packaging combines a moisture barrier bag, desiccant and a humidity indicator card sealed around the boards. Each part has a different function.

  • Moisture barrier bag (MBB): restricts water-vapor entry; its barrier performance and seal matter more than a shiny appearance.
  • Desiccant: absorbs moisture within its rated capacity. Select the quantity for the package and storage requirement.
  • Humidity indicator card (HIC): indicates package humidity; read it using that card’s instructions.
Moisture barrier bag, desiccant and humidity indicator card arranged around a bare PCB

Vacuum sealing alone does not establish a dry-pack system. For example, an ordinary polyethylene bag can appear tightly sealed yet lack the specified moisture barrier. Likewise, adding a fresh desiccant sachet does not demonstrate that an already damp laminate is ready for soldering.

Mechanical protection remains separate. Thin or routed panels may need rigid backing or separators so transport pressure cannot bend unsupported sections or rub solderable surfaces. ZVEI’s implementation recommendations specifically identify thin boards below 1.40 mm, flexible boards and complex contours for protective-backing consideration, subject to customer–supplier agreement.

How Should You Handle Bare PCBs?

Hold bare PCBs by their edges with clean, suitable gloves, and keep fingers away from pads, plated holes and contact surfaces.

  • Use clean trays or separate rack slots instead of sliding boards across one another.
  • Replace dirty gloves; a contaminated glove can transfer residue just as a bare hand can.
  • Support thin panels during transfer rather than lifting them by a narrow breakaway tab.
  • Keep packing debris, hand lotion and loose fibers away from exposed boards.
  • Apply the specified ESD controls where sensitive devices or product requirements make them necessary.
Gloved hands holding a bare PCB at its edges beside a slotted storage rack

What Should You Check When Opening a PCB Package?

Check the seal, identification, storage history and HIC at opening, then record the exposure start time for the lot.

  1. Before opening: inspect for punctures, separated seals, wet cartons or missing labels.
  2. Match the lot: confirm part number, revision, finish and quantity against the production order.
  3. Read the card promptly: use the card’s own reference and the agreed acceptance procedure.
  4. Release or hold: send acceptable boards to the planned process; segregate suspect packages for engineering review.
  5. Protect the remainder: restore the approved packaging or dry-storage condition and retain its exposure record.

A card reading is not a direct measurement of water inside the laminate. If the exposure history is unknown, do not infer a safe soldering condition solely from a dry-looking card or an undamaged board surface.

When Do PCBs Need Baking Before Assembly?

PCBs need a drying step when their product instructions require it or when a qualified assessment finds moisture incompatible with the planned soldering process. Baking every incoming lot by default can unnecessarily age its finish.

Review a lot before release if its bag is damaged, its exposure limit has been exceeded, or its storage history is missing. Polyimide flex constructions may also carry explicit pre-solder drying instructions even when shipped in protective packaging.

Use the actual board thickness, resin system, copper coverage, finish and exposure history to select the response. Drying a 0.8 mm board and drying a 3.2 mm board with extensive copper planes are not automatically equivalent processes; those dimensions are examples of different constructions, not thresholds in this guideline.

The preheat stage of reflow soldering is not a substitute for a qualified drying cycle. Its short thermal exposure serves the soldering process and does not establish that moisture has diffused out of the board.

What Baking Temperature Should You Use?

Use the board supplier’s approved, product-specific drying profile—not a universal ā€œ120°C for every PCBā€ rule.

For context, Würth Elektronik’s January 2022 flex specification describes 120°C drying, with 4–24 hours potentially needed, and explicitly requires product-specific verification. Those figures illustrate the range within one supplier’s flex guidance; they are not a recipe for every FR-4, OSP or assembled board.

PCB drying review showing an oven, copper and resin cross section, and protected storage after drying
  • Material and geometry: resin, thickness and copper coverage affect the drying path.
  • Surface finish: confirm permitted heat exposure for OSP, immersion tin and other finish systems before selecting a cycle.
  • Equipment loading: allow the validated airflow and support boards against deformation.
  • After drying: control the wait before assembly so the boards do not simply reabsorb moisture.

Keep the drying record with the lot: profile identifier, oven run, start and finish times, and subsequent storage condition. Do not apply a bare-board oven profile to populated PCBAs without checking component and assembly limits.

Does Baking Restore PCB Shelf Life?

No. Baking removes moisture under suitable conditions; it does not renew an aged surface finish, reverse corrosion or erase the board’s storage history.

Shelf life depends on finish, packaging and exposure conditions. A remaining storage allowance should come from the approved supplier specification, not an automatic six- or twelve-month extension after an oven cycle.

When the concern is whether solder can wet an old pad or plated hole, review J-STD-003 PCB solderability testing. Moisture condition and solderability may both need evaluation, but one result cannot stand in for the other.

Where Can You Get the IPC 1601A PDF?

Obtain a licensed IPC 1601A PDF through the publisher or an authorized standards distributor, and verify that the listing is for the June 2016 revision.

The publisher’s publicly accessible table-of-contents PDF is only a preview. It does not contain the complete baking-profile table, packaging provisions or acceptance instructions. For a new project, also check whether IPC-1602A is the specified document before buying a historical edition.

FAQ About IPC-1601A

Is IPC-1601A a PCB certification?

No. It is a handling and storage guideline, not a stand-alone factory certification. Ask a supplier which documented controls satisfy your specified revision and purchase requirements.

Can an antistatic bag replace a moisture barrier bag?

Not solely because it is antistatic. Electrostatic protection and resistance to water-vapor transmission are different properties. A bag intended to provide both must meet both specified functions.

Does ENIG prevent the laminate from absorbing moisture?

No. ENIG protects solderable copper surfaces; it does not turn the complete PCB into a moisture-impermeable object. Laminate condition still needs to suit the assembly process.

Should every bare PCB use the same component MSL floor-life table?

No. Do not assign a component moisture-sensitivity level to every bare board by assumption. Follow the printed-board requirements and supplier instructions; a supplier may specify an analogous handling rule for a particular product.

What should a PCB storage label record?

Record the part and revision, lot identity, packaging date and applicable storage instruction. For opened material, retain the opening time and any subsequent drying or repacking record needed by your process.

How Can EBest Circuit Support Your PCB Project?

At EBest Circuit, we provide PCB fabrication and PCBA services, from prototypes to production. We can review your board construction, surface finish and assembly requirements together, including the handling and packaging instructions your project needs.

Send your Gerber files, fabrication drawing, quantity and specified IPC revision to sales@bestpcbs.com. Include any storage, dry-pack, labeling or pre-assembly drying requirements so we can confirm the project scope before production.

You may also like