PDN antiresonance is an impedance peak caused by interacting paths in a power delivery network. Adding a capacitor can lower impedance at one frequency and raise it at another. Compare the complete impedance curve with the railās target band before deciding that a new part has improved decoupling.
Ceramic decoupling capacitors grouped near a PCB device. AI-generated illustration, not a measurement or production record.
Why two capacitors can make a peak
Between the self-resonant frequencies of two capacitor branches, one branch can behave mainly inductively while the other behaves mainly capacitively. Their admittances can partly cancel, leaving less total admittance and therefore higher impedance. Losses in the branches and the rest of the network limit the height of the peak.
What parameters should go into the model?
Use a mounted model at the expected operating conditions. A nominal capacitance list is useful for BOM control but cannot predict the locations of peaks by itself.
Input
Include
Why it matters
Effective capacitance
Part value under rail bias and relevant conditions
Shifts branch behavior
ESR
Frequency-dependent loss where available
Affects damping and peak height
ESL
Package plus mounting path when applicable
Moves resonance and changes high-frequency impedance
Common paths
Shared via, plane and regulator connections
Can dominate after adding more capacitors
Observation port
Load location and reference
Changes what the result represents
Self-resonance vs antiresonance
A capacitor branchās self-resonance often appears as an impedance minimum. An antiresonance of the combined network appears as an impedance maximum. Treat them as different diagnostic clues. Analog Devicesā decoupling guide explains the ESR and ESL effects on the individual capacitor curve.
Compare three ways to address a peak
Start by asking whether the aim is to remove a troublesome interaction, add damping, or reduce the inductance that limits the bypass path.
Change
When to consider it
What to verify
Repeat an effective capacitor value
The existing value has a useful mounted response and enough sites are available
Shared inductance and remaining peaks
Change the value mix
A separate band still needs support
New peaks between branches and at system interfaces
Add controlled damping
A narrow peak remains above target
Loss, rail transients, and regulator stability
Improve mounting
Capacitors are isolated by long connections or shared vias
Impedance at the actual load port
Set the target before touching the BOM
Use the railās allowed voltage deviation and relevant load change to form a first-pass impedance target. The ratio is an engineering starting point, not a guarantee across all frequencies or time scales. Define the relevant frequency band and keep regulator behavior and package effects in view.
A worked example: a lower dip does not mean a better rail
Populated PCB with coaxial connections for impedance measurement. AI-generated illustration, not a measurement or production record.
Why mounting can matter more than the printed value
Current reaches the capacitor through the pads, vias, and return path. Inductance in that loop changes its mounted response. Moving the part or providing a shorter return can help a different band than changing the nominal capacitance. Use a model or test that represents the actual placement.
What a ferrite bead changes
A bead adds frequency-dependent impedance and can form another resonant network with nearby capacitors. Its response also changes with operating conditions. Analog Devices AN-1368 discusses peaking and damping for bead filters. Do not assume a bead automatically improves a rail that already has a narrow peak.
Compare curves at the same observation point
Measure or model at the same location, with the same reference and configuration, before comparing a change. A curve at the regulator output may look different from one at a device load. An uncontrolled change of port, cables, or fixture can mask the effect of the capacitor.
Confirm an apparent peak before revising the design
Check the fixture and noise floor, then compare the response after a deliberate small change such as removing one suspect branch. A predictable movement of the peak is more informative than a single sweep. Preserve the original and revised traces, model, and operating conditions together.
Check the rail in time as well as frequency
A frequency sweep exposes impedance over a range, while a load transient shows how the rail responds to a particular event. The two are complementary. Verify the response under representative loading and keep the regulatorās permitted capacitance and ESR range in the review.
What to share for a PCB design review
Send the stackup, capacitor placements, rail and return layers, and measurement reference to Best Technology at sales@bestpcbs.com. If the rail budget is not yet defined, start with the BestPCBs PDN target impedance guide, then use this article to check whether any peaks exceed it.
FAQ
Is using several capacitor values always a bad idea?
No. A deliberate value mix can help cover different frequency bands. The risk is assuming that individual impedance minima automatically combine into a smooth curve. Compare the mounted network with the target and verify how the regulator, plane paths, and device interact with the selected capacitors.
Can identical capacitors remove every antiresonance?
No. Repeating the same value may reduce a particular interaction, but other peaks can involve the bulk capacitors, regulator connection, plane inductance, or package. Common mounting inductance can also limit the benefit. Check the complete curve at the load rather than inferring the result from the BOM.
Is a higher peak always a problem?
Its impact depends on whether it falls inside the relevant current spectrum and exceeds the applicable target at the observation point. Also consider the shape and width of the peak. A design decision should include the actual rail budget and a representative load transient check.
Why does the measured peak move when I power the board?
The effective capacitance of some ceramic parts can change with applied voltage, and the regulator and load can change the network response. Verify that the measurement setup is appropriate for the energized rail. Document the bias and operating state before comparing powered and unpowered sweeps.
Does adding ESR always fix the problem?
Loss can reduce a high-Q peak, but the location and amount of damping matter. Added resistance can increase impedance elsewhere or affect regulator behavior. Compare the complete response and respect the regulatorās approved operating range, then verify that both the sweep and the load transient improve.
Can I predict the peak from the two datasheet self-resonances?
The self-resonances indicate where branch behavior changes, but they do not specify the peak of the mounted network by themselves. Layout inductance, capacitance under bias, branch losses, and other connections affect the result. Use mounted models and confirm the important features with a measurement.
Is a rail ripple reading enough to validate decoupling?
A ripple reading is useful for the specific operating condition and probe setup, but it does not reveal every impedance peak or load case. Use a suitable frequency-domain check alongside representative time-domain testing. Keep the measurement point and conditions consistent when comparing revisions.
Should I always replace a mixed network with a single value?
No. Treat a single-value layout as one candidate. Compare it with the existing network and a damped alternative across the required band. Verify the total effective capacitance, regulator stability requirements, mounting constraints, and load response before changing the production bill of materials.
A power plane and its neighboring ground plane can behave like a resonant cavity. For a uniform rectangular overlap, a first screening estimate uses the electrical length of that overlap: a larger plane or higher dielectric constant moves the first mode lower. Use the estimate to identify a frequency band to investigate, not to predict the exact impedance or emissions of the assembled board.
PCB test coupon beside a vector network analyzer. AI-generated illustration, not a measurement or production record.
What resonates between the planes
A changing current can launch electromagnetic energy between two copper planes separated by dielectric. At certain frequencies the fields can form standing-wave patterns. A mode is one such pattern; it is not the same as saying that every point on the board has a large voltage at that frequency.
Which rectangle to measure
Use the overlap of the two planes involved, not automatically the finished board outline. A rail that occupies one portion of a larger ground plane has a smaller relevant outline. A narrow neck, cutout or divided rail can invalidate the simple rectangular approximation.
Parameters for a first estimate
Use consistent units and document what each dimension represents.
Input
Example only
How to use it
Overlap length a
100 mm
Longer in-plane dimension
Overlap width b
60 mm
Shorter in-plane dimension
Relative permittivity
4.0
Illustrative uniform value for the plane dielectric
Plane spacing
Record actual spacing in mm
Influences impedance and coupling; not a term in this simple in-plane frequency estimate
Mode indices m and n
(1,0), (0,1)
Number of half-wave variations along each axis under the model
How to calculate the first two modes
For the idealized rectangular cavity, use f(m,n) ā c divided by twice the square root of relative permittivity, multiplied by the square root of [(m/a)² + (n/b)²]. Use meters and c ā 3 Ć 10āø m/s. With the sample geometry, (1,0) is about 0.75 GHz and (0,1) about 1.25 GHz. The first nonzero estimate is lower along the longer direction. Mattey, Edwards and Hood’s cavity study compares cavity estimates with field simulation; their refined estimate includes a small fringing correction omitted in this screening calculation.
Cavity modes vs capacitor antiresonance vs fixture effects
A peak is a clue, not a diagnosis. Compare what changes the peak before changing the board.
Candidate
What it follows
Useful check
Plane cavity mode
Overlap geometry, dielectric and position
Compare predicted bands and probe at multiple locations
PDN antiresonance
Interaction between capacitance and inductance in the mounted network
Compare with a validated model or controlled population change
Fixture artifact
Launch, cable, calibration or probe geometry
Repeat with stable connections and inspect the fixture response
Why plane spacing still matters
Moving planes closer changes their distributed capacitance and impedance even when the idealized first-mode frequency expression does not contain their separation. Do not conclude that spacing is unimportant. Real dielectric structures, losses and boundary conditions can change how a resonance appears.
PCB test coupon with coaxial measurement launches. AI-generated illustration, not a measurement or production record.
Why the probe location changes what you see
A mode can be weak at one location and strong at another. If the predicted band appears quiet at a single port, try a second point chosen to couple to a different part of the field pattern. Document the port locations so the comparison can be repeated.
When the simple estimate stops being useful
Treat irregular shapes, multiple return planes, heavy segmentation and connected cavities as cases for a model of the actual layout. A rectangle can still identify an order of magnitude, but a precise numerical result would imply geometry the model does not contain.
How to compare an unpopulated and assembled board
Keep the same reference points and fixture when practical. The unpopulated coupon can help isolate geometry; the populated board adds decoupling, package and regulator interactions. A difference between the traces can be meaningful only when the changed conditions are recorded.
How to decide whether the mode matters
Compare the observed response with the frequency content of the excitation and with the requirements at the affected ports. A mode that is not strongly excited may be less significant than a lower-frequency impedance problem. Do not equate a simulated mode with a measured compliance failure.
What to change after identifying the mechanism
If the evidence points to the plane geometry, consider a stackup, shape or damping change supported by modeling and measurement. If the peak instead follows capacitor population or fixture changes, address that mechanism first. Review any layout change for return-path and current-delivery consequences.
What to record for the next design revision
Save the overlap geometry, dielectric assumptions, estimated mode band, port locations, raw data, populated state and the acceptance requirement. Use this with the broader PCB power-integrity workflow. For a stackup or test-coupon manufacturing review, contact Best Technology at sales@bestpcbs.com.
FAQ
Can I use the longest edge of the entire board?
Only if that dimension represents the active rectangular overlap in the model. A power island can be smaller than the overall board, and nearby splits or necks can make even its bounding rectangle misleading. Identify the two conductors and their overlap first.
Which dielectric constant should I use?
Use a documented value appropriate to the actual plane dielectric and the band of interest. For a quick calculation, label an assumed value as such. When several materials or uncertain geometry are involved, compare a bounded range or use an appropriate field model.
Is a frequency estimate enough to choose decoupling capacitors?
No. The calculation estimates where an idealized mode can occur. It does not predict the impedance at a particular device port or the effect of capacitor mounting inductance. Evaluate the actual PDN and verify the relevant band before changing the population.
Why might I see a different peak on a second port?
Different locations can couple differently to the same standing-wave pattern, and the two launches may not be identical. Compare the expected mode shapes, port definitions and fixture behavior before concluding that every observed peak represents a different physical resonance in the PCB.
Can power planes resonate when their DC voltage looks stable?
Yes. A DC reading shows the average or slow behavior at the instrument’s measurement point. A resonant response is frequency-dependent and may only be visible with suitable bandwidth and a defined excitation or measurement configuration. Record both when they answer different questions.
Does a larger board always have a lower cavity mode?
Not necessarily. The relevant dimension is the electrical length of the participating plane overlap, not simply the product outline. The dielectric and boundaries also matter. Compare like geometry and material assumptions before interpreting the direction of any frequency change between designs.
Can I identify a cavity mode from emissions alone?
An emissions peak can indicate a band worth investigating, but it does not isolate the source. Compare near-field or port evidence with geometry and known excitation, and check cables, enclosure and test fixtures before assigning the peak to the plane pair.
Is the calculated frequency a compliance limit?
No. It is a screening estimate for a simplified geometry. Compliance criteria depend on the applicable test and product requirements. Use the estimate to choose what to simulate or measure, and keep the resulting evidence separate from the calculation in the qualification report.
A bulk capacitor is an energy reservoir connected to a power rail. It supplies current when a load changes faster than the upstream source can respond, and it can absorb energy when the load releases current back onto the rail. The result is less voltage droop, overshoot, and low-frequency ripple at the circuit that must remain powered.
Calculating the value begins with the current-versus-time event, not a familiar capacitance such as 470 µF or 2,200 µF. The designer must define the current shortfall, its duration, the permitted rail movement, and the non-ideal losses in the capacitor and PCB path. The nominal value is selected only after those inputs are known, then confirmed on the assembled board.
What Is a Bulk Capacitor and What Does It Do?
A bulk capacitor stores enough local charge to support a rail during a relatively high-energy event. The event may be a processor load step, a radio transmission burst, motor startup, a long cable feeding a board, a rectified supply between charging peaks, or energy returned by an inductive load.
The source cannot change its delivered current at the load terminals instantly. A regulator has finite control-loop bandwidth. Cables, connectors, fuses, planes, and vias add resistance and inductance. During the response gap, the capacitor supplies the difference between load demand and source current. When a load suddenly decreases or returns energy, the capacitor absorbs charge and slows the rail rise.
Its practical duties can include:
Bridging a rising load: The capacitor supplies current until the regulator or remote source catches up. The design target is the minimum voltage observed at the protected load.
Absorbing a falling or regenerative load: Stored or returned energy charges the capacitor. The maximum rail voltage, clamp strategy, and discharge path determine whether capacitance alone is sufficient.
Reducing low-frequency ripple: The capacitor delivers charge between source-current pulses. The pulse interval and allowed ripple set the required effective capacitance.
Isolating a board from a high-impedance feed: A local reservoir reduces the immediate current demanded through long leads or connectors.
The term bulk capacitor describes a circuit role rather than a specific component family. The correct part is the one that can supply or absorb the required charge at the rail voltage, temperature, ripple current, and service-life conditions of the product. That part may be an aluminum electrolytic, polymer, tantalum, ceramic, film capacitor, or a coordinated bank of several technologies.
What Is the Difference Between a Bulk Capacitor and a Decoupling Capacitor?
A bulk capacitor and a decoupling capacitor both control rail impedance, but they solve different parts of the same power-distribution problem. The useful distinction is the current event each capacitor must support and the length of its current loop.
Comparison
Bulk capacitor
Decoupling capacitor
Primary job
Supplies or absorbs charge during a longer or higher-energy rail event
Supplies the fastest current edge at an IC power pin
Typical event
Regulator response delay, cable-fed load step, motor startup, radio burst, or rectified ripple
Logic switching, clock edges, and high-frequency IC current pulses
Placement
At a board input, regulator, load cluster, or other point where stored energy is needed
Immediately beside the relevant power and ground pins
Current loop
May include a rail segment, connector, regulator, or load group
Kept as short and low-inductance as the layout allows
Common technologies
Electrolytic, polymer, tantalum, ceramic, film, or a mixed bank
Usually small, low-inductance ceramic capacitors
Selection basis
Charge demand, support time, allowed rail movement, ESR, ripple current, and source response
Target impedance, edge rate, package inductance, pin location, and IC guidance
Can it replace the other?
No. Stored energy cannot overcome a long loop’s inductance during the fastest edge
No. A small local capacitor may not store enough energy for a longer load event
There is no universal capacitance value that separates bulk from decoupling. A 22 µF ceramic may act as bulk capacitance on one device rail, while a board input may need several thousand microfarads. Many designs also use intermediate capacitance between the two. Review the complete impedance network because parallel values can create resonant peaks, and a very low-ESR bank can affect regulator stability.
What Parameters Do You Need Before Calculating Bulk Capacitance?
The calculation needs a defined electrical event and a voltage budget. Without those inputs, the result is only a copied rule of thumb and cannot show whether the protected rail stays within its operating limits.
Rail voltage and permitted range: Record the nominal voltage, minimum acceptable voltage, maximum acceptable voltage, source tolerance, and any startup or regenerative peak. Separate the total allowed movement from the portion available for capacitor discharge.
Current change: Record the initial load current, final load current, and the current the source can deliver during the event. The capacitor supports the shortfall, which may be smaller than the final steady-state load.
Support time: Determine how long the current shortfall lasts before the regulator, upstream converter, battery, or remote supply responds. Use control-loop data, a load-step measurement, simulation, or a conservative system requirement. Switching frequency is not automatically the response time.
Load slew rate and waveform: A 1 A change in 10 ns and the same change in 10 ms need different impedance control. Capture pulse duration, repetition rate, duty cycle, and whether the current ramps or steps.
Source and distribution impedance: Include the cable, connector, fuse, copper path, vias, and protection elements between the source, capacitor, and load. Their resistance and inductance consume part of the voltage budget.
Operating corners: Identify minimum input voltage, maximum load, cold-start ESR, hot-operation lifetime, tolerance, aging, and the physical configuration that produces the worst rail response.
Energy direction: A rising load causes droop. Motor braking, solenoid release, load shedding, or cable disconnection can cause overshoot. Both directions may govern the same capacitor bank.
The voltage limit must be defined at the point where failure occurs. A stable waveform at the regulator does not prove that the processor pins, motor-driver supply, radio module, or board connector stays in range. State the measurement node before calculating the capacitor.
How Do You Calculate the Required Bulk Capacitor Value?
Calculate the charge that must be supplied during the interval before the source responds, then divide it by the voltage movement allocated to capacitor discharge. For an approximately constant current shortfall, the first estimate is:
C ā„ ĪI Ć Īt Ć· ĪVC
Here, ĪI is the current the capacitor must provide, Īt is the support interval, and ĪVC is the capacitive portion of the allowable rail change. If the load or source current ramps, calculate the area between the two current waveforms instead:
C ā„ ā«(Iload ā Isource)dt Ć· ĪVC
Before using either expression, subtract the immediate resistive drop from the total voltage budget:
ĪVESR ā ĪI Ć ESR
PCB resistance and fast inductive spikes may require additional allowance. Texas Instruments’ load-transient capacitance guidance also treats the charge equation as an estimate that must account for converter response and non-ideal capacitor behavior.
Find the remaining capacitive budget: 0.25 V ā 0.045 V = 0.205 V.
Calculate effective capacitance: 1.5 A à 300 µs ÷ 0.205 V = 0.00220 F, or approximately 2,200 µF.
Convert the effective requirement into a part requirement: Add margin for tolerance, temperature, voltage dependence, aging, and source-response uncertainty. A nominal 2,200 µF part is not automatically sufficient.
Check the complete rail: Verify regulator stability, startup, inrush, ripple current, overshoot, and the measured load-step response.
This is a hypothetical screening calculation, not a universal value. If the source current rises during the 300 µs interval, integrating the actual current difference can reduce the estimate. If the load edge is very fast, local ceramic capacitors are still required to control the leading edge while the bulk bank supports the longer pulse.
How Do ESR, ESL, Ripple Current, and DC Bias Affect the Actual Value?
They determine whether the nominal capacitance can control the real waveform without overheating or destabilizing the circuit. The calculated value is an effective in-circuit requirement; it must survive the electrical and environmental conditions of the finished assembly.
ESR creates an immediate voltage step and heat: The current change multiplied by ESR appears before appreciable capacitive discharge. Lower ESR can reduce droop, but some regulators require a defined ESR range, and a low-loss bank connected through an inductive feed can ring.
ESL limits the fastest response: Package geometry, leads, pads, vias, and trace length add inductance. A large capacitor located behind a narrow or long path may provide little help during the first part of a fast edge.
Ripple current raises core temperature: AC current flowing through ESR produces heat. Compare the expected RMS ripple, frequency, ambient temperature, and cooling conditions with the manufacturer’s rating and lifetime model.
DC bias can reduce ceramic capacitance: High-capacitance Class 2 MLCCs may retain only a portion of their labeled value at operating voltage. Murata’s DC-bias explanation shows why the part-specific bias curve belongs in the sizing calculation.
Tolerance, temperature, and aging reduce the guaranteed minimum: Use the worst credible combination rather than adding nominal values. Parallel parts also may not share ripple equally when ESR, temperature, or interconnect impedance differs.
Voltage stress and polarity set safe operating limits: Include line variation, startup overshoot, regenerative rise, ripple peaks, derating, and reverse-voltage exposure.
Aluminum electrolytic lifetime is especially sensitive to core temperature. Nearby power semiconductors, restricted airflow, and ripple heating can shorten service life even when room-temperature measurements look acceptable. Nichicon’s application guidance for aluminum electrolytic capacitors requires operation within the applicable voltage, ripple-current, temperature, polarity, and lifetime limits.
How Do You Choose the Right Type of Bulk Capacitor?
Choose the technology by matching its effective capacitance, impedance, ripple capability, voltage behavior, lifetime, package, and failure risks to the event defined earlier. The following options solve different constraints:
Aluminum electrolytic for high capacitance at board inputs: It is often practical when the rail needs hundreds or thousands of microfarads at moderate cost. Check ripple-current rating, ESR at the coldest operating temperature, expected life at the measured case temperature, polarity, and vent clearance. Its larger size and finite service life may limit compact or high-vibration products.
Aluminum polymer for low ESR and high ripple current: It can reduce the immediate ESR-related voltage step on compact low-voltage rails. Confirm rated voltage, surge tolerance, leakage, regulator stability, and the manufacturer’s ripple conditions. The tradeoff is usually higher cost and a narrower voltage range than many electrolytics.
Tantalum or tantalum polymer for compact, stable capacitance: These parts can fit space-constrained rails that need predictable capacitance. Review voltage derating, surge and inrush behavior, failure mode, and protection requirements before approval.
High-capacitance MLCCs for a low-inductance response: Ceramic banks help when low ESR and ESL matter, but the part-specific DC-bias curve may leave far less capacitance than the label suggests. Also check temperature class, board-flex cracking risk, acoustic behavior, and the current shared by each package.
Film capacitors for high voltage, pulse current, or low loss: Film technology is useful when repetitive pulses, low dielectric loss, or voltage stress dominate the design. Confirm physical volume, termination-current capability, mounting, and vibration support because the required package may be large.
A hybrid bank when one technology cannot cover the full impedance range: Combining a bulk electrolytic or polymer part with local ceramics can divide the energy and high-frequency duties. Model or measure the network so that anti-resonance and regulator stability are controlled rather than assuming more parallel values are always better.
After selecting the technology, lock exact manufacturer part numbers or reviewed alternates in the BOM. An unreviewed substitution can change capacitance under bias, ESR, ripple rating, lifetime, voltage margin, or package geometry even when the printed µF value is unchanged.
Where Should a Bulk Capacitor Be Placed on a PCB?
Place it where it closes the current loop responsible for the rail disturbance. Distance alone is an incomplete rule: the supply path, return path, switching device, source of the transient, and measurement point determine whether the capacitor is electrically close.
At the board power entry: Put the reservoir after the connector, fuse, or protection stage when the board must ride through impedance in the external feed. Confirm that the source and protection path tolerate charging current.
At a regulator input: Keep the high-current input loop short. A distant board-level reservoir cannot replace the local input capacitor required by the regulator data sheet.
At a regulator output: Follow the permitted capacitance and ESR range, then connect the bank through short, wide power and return paths. Sense lines should observe the intended load point.
Near a pulsed or regenerative load: Place local energy storage at the motor driver, solenoid driver, radio power amplifier, or other pulsed load when interconnect impedance would otherwise dominate the event.
Across a distributed rail: Several reservoirs near separate load clusters can outperform one distant bank. Each bank still needs a defined role and an interaction check with the rest of the power-distribution network.
Route power and return as a pair. Avoid a narrow copper neck between the capacitor and load, and use enough vias for the transient current. For polarized or tall parts, make polarity clear, provide vent and mechanical clearance, keep heat sources away, and review shock or vibration when the product environment requires it.
How Does Bulk Capacitor Sizing Change for Different Applications?
The governing equation changes with the source waveform and energy path. The same charge relationship applies, but the current interval, voltage boundary, ripple spectrum, and failure consequence differ by application.
Point-of-load regulator output: The regulator’s control-loop response defines the support interval. Both minimum and maximum output capacitance, ESR, load-step droop, and recovery behavior must remain inside the regulator’s stability requirements.
Board input fed through a cable: Cable and connector impedance may make the local bank supply a pulse before the remote source responds. Cable length, source current limit, hot-plug behavior, inrush, and input-filter damping become part of the calculation.
Motor or solenoid driver: Startup current can create droop, while braking or current interruption can return energy and create overshoot. Calculate both directions and determine whether a clamp, brake resistor, transient suppressor, or bidirectional source is also required.
Rectified AC reservoir: The capacitor supplies the load between charging peaks. Use the rectified ripple interval, load waveform, line frequency, conduction angle, ripple-current rating, and safety requirements rather than a regulator load-step time.
Radio, LED, or pulsed load: Pulse current, pulse width, repetition rate, and permitted modulation of the rail drive the required charge. Check cumulative ripple heating as well as the voltage movement during one pulse.
Battery-powered product: Battery impedance, protection FETs, wiring, state of charge, and cold-temperature behavior may dominate the source path. Extra capacitance can help a short pulse but may increase connector spark, protection stress, or startup delay.
For every case, calculate at the node that must stay inside its voltage limit. A capacitor value derived for a board connector cannot automatically guarantee the voltage at a distant device rail.
What Happens If the Bulk Capacitor Is Too Large or Too Small?
Too little capacitance allows excessive droop, ripple, or overshoot; too much capacitance can create charging, stability, and stored-energy problems. The acceptable range is set by the source, regulator, protection circuit, and operating event rather than by a preference for the largest available value.
If the value is too small, the clearest warning signs are processor resets, excessive rail ripple, motor-driver undervoltage trips, regenerative overshoot, and high capacitor temperature because too few parts share the ripple current.
If the value is too large, check for excessive inrush, connector arcing, nuisance operation of a fuse or current limiter, failed startup, regulator instability, and an overly long discharge time. The extra stored energy can also increase fault stress, board area, and mechanical load.
The design therefore needs a verified capacitance range rather than a single minimum number. Confirm the lower limit with the worst load transient and effective capacitance, then confirm the upper limit against startup, inrush, stability, protection, and discharge requirements.
How Do You Verify Bulk Capacitor Performance on an Assembled PCB?
Verify the same event and limits used in the calculation. A capacitance meter or BOM check confirms a component property, but only a powered test at the correct node shows whether the assembled PCB controls droop, overshoot, ringing, and temperature.
Reproduce the worst credible event: Apply the specified load step, pulse train, startup sequence, line condition, or regenerative event. Record current amplitude, edge rate, duration, repetition rate, input voltage, cable configuration, and temperature.
Probe at the protected node: Measure power and return at the load pins or defined test points. Use a short oscilloscope ground spring or suitable differential probe so the measurement loop does not invent a spike.
Interpret the waveform by region: The first voltage step points to ESR and path inductance. The following slope reflects capacitance and charge removal. Later recovery reflects the source and control loop.
Test both current directions: Measure droop when the load rises and overshoot when it falls. For motors and inductive loads, include braking, reversal, and supply-disconnection cases.
Check startup and faults: Confirm that the source starts reliably, current limiting does not nuisance-trip, connectors remain within rating, and stored energy discharges as required.
Measure thermal stress: Record capacitor case temperature during sustained ripple at the worst ambient condition, then apply the selected part’s ripple and lifetime model.
Lock the verified configuration: Record part numbers, quantities, locations, board revision, firmware or load state, test setup, and acceptance limits. Re-test alternates or layout changes that affect the power loop.
Match the correction to the observed waveform. A large instantaneous step calls for lower ESR or a shorter loop. A continuing slope calls for more effective capacitance or a faster source response. Ringing calls for impedance and stability analysis. Adding capacitance without identifying the failing region can hide one symptom while creating another.
What Are the Most Common Bulk Capacitor Selection Mistakes?
The most common mistakes come from replacing a defined electrical event with one catalog number or rule of thumb. Each error can be found before production by checking the calculation inputs, part curves, layout, and powered waveform together.
Copying a value from another board: The other design may have a different rail, source response, current step, cable, or voltage limit. Recalculate from the present load event.
Using nominal capacitance as effective capacitance: Tolerance, DC bias, temperature, and aging can reduce the available value. Use the part-specific minimum at the operating point.
Giving the full droop budget to capacitance: ESR, copper resistance, connector resistance, and inductive spikes also move the rail. Reserve voltage margin for each known term.
Replacing local decoupling with one large part: A bulk capacitor cannot overcome the inductance of a long loop during the fastest current edge.
Ignoring the regulator’s capacitance limits: More capacitance or lower ESR can slow startup, trigger current limiting, or destabilize the loop.
Sizing only for load increase: Motor braking, load release, or cable disconnection can raise the rail. Check whether energy must be clamped or dissipated.
Checking ripple current at the wrong condition: Frequency, ambient temperature, airflow, and current sharing affect heating.
Placing the part beside the load but routing it through a narrow loop: Physical proximity does not compensate for shared vias, necked copper, or a remote return path.
Approving an alternate by µF and voltage alone: Package, ESR, ESL, ripple rating, life, surge behavior, and terminal geometry can change the result.
FAQs About Bulk Capacitors
Q1: Is a bulk capacitor always an electrolytic capacitor?
A1: No. Electrolytic capacitors are common because they provide high capacitance economically, but polymer, tantalum polymer, ceramic, film, or hybrid banks may serve the same role when their ratings suit the circuit.
Q2: Can power in watts determine the required bulk capacitance?
A2: No. Power alone does not define rail voltage, current change, support time, allowed droop, source response, ESR, pulse repetition, or returned energy. Calculate from the actual current-versus-time event and voltage limits.
Q3: Can several smaller capacitors replace one large bulk capacitor?
A3: They can when their combined effective capacitance, voltage rating, ripple capacity, ESR, ESL, layout, and lifetime satisfy the requirement. Parallel parts may lower impedance and distribute heat, but unequal paths can prevent equal current sharing and can introduce anti-resonance.
Q4: Should the bulk capacitor be placed before or after the voltage regulator?
A4: It depends on which rail event must be controlled. Input capacitance supports the switching stage and isolates source-path impedance. Output capacitance supports the regulated load and participates in loop stability. Many designs need both.
Q5: Does a bulk capacitor need a discharge resistor?
A5: Add a discharge path when stored voltage must fall within a defined time for safety, service, sequencing, or reliable restart. Balance discharge time against continuous power loss, and verify any discharge path already provided by the load or regulator.
Need help bringing a bulk capacitor design into production? Send EBest Circuit your rail voltage, load-step or ripple requirement, selected capacitor part number or approved-alternate limits, Gerber files, BOM, order quantity, delivery target, and test criteria. Our team can review the footprint, polarity, hole size, copper path, component availability, and assembly requirements together. Email sales@bestpcbs.com for a free DFM review and a quotation based on your actual board and production scope.
This website uses cookies to enhance your experience, remember your preferences, and help us understand how visitors use our site. You can accept all cookies, reject non-essential cookies, or manage your settings.
This website uses cookies to improve your experience while you navigate through the website. Out of these cookies, the cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. These cookies will be stored in your browser only with your consent. You also have the option to opt-out of these cookies. But opting out of some of these cookies may have an effect on your browsing experience.
Necessary cookies are absolutely essential for the website to function properly. These cookies ensure basic functionalities and security features of the website, anonymously.
Cookie
Duration
Description
cookielawinfo-checkbox-analytics
11 months
This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Analytics".
cookielawinfo-checkbox-functional
11 months
The cookie is set by GDPR cookie consent to record the user consent for the cookies in the category "Functional".
cookielawinfo-checkbox-necessary
11 months
This cookie is set by GDPR Cookie Consent plugin. The cookies is used to store the user consent for the cookies in the category "Necessary".
cookielawinfo-checkbox-others
11 months
This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Other.
cookielawinfo-checkbox-performance
11 months
This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Performance".
viewed_cookie_policy
11 months
The cookie is set by the GDPR Cookie Consent plugin and is used to store whether or not user has consented to the use of cookies. It does not store any personal data.
Functional cookies help to perform certain functionalities like sharing the content of the website on social media platforms, collect feedbacks, and other third-party features.
Performance cookies are used to understand and analyze the key performance indexes of the website which helps in delivering a better user experience for the visitors.
Analytical cookies are used to understand how visitors interact with the website. These cookies help provide information on metrics the number of visitors, bounce rate, traffic source, etc.
Advertisement cookies are used to provide visitors with relevant ads and marketing campaigns. These cookies track visitors across websites and collect information to provide customized ads.