PCB manufacturing PCB manufacturing
Home > Blog

How Is a Vehicle Domain Controller PCBA Manufactured?

September 18th, 2026

A vehicle domain controller combines the processing, communication, and control resources that were previously distributed across several automotive ECUs. Its PCBA may carry a high-performance processor, high-speed memory, vehicle-network interfaces, power-management circuits, security devices, storage, and large harness connectors on one densely populated board. Manufacturing that assembly requires more than placing components correctly; the soldering process must accommodate fine-pitch packages, uneven thermal mass, hidden joints, and strict mechanical constraints at the same time.

EBest Circuit (Best Technology) supports customer-released domain-controller projects through an IATF 16949-certified automotive quality-management system. Our capabilities include multilayer and HDI PCB fabrication, controlled-impedance manufacturing, component sourcing, mixed SMT and through-hole assembly, AOI, X-ray inspection, programming coordination, MES-based traceability, and customer-defined testing. These controls help keep the correct hardware revision, component identity, process records, and approved manufacturing route connected as a project moves from prototypes to repeat production. To discuss a domain controller PCBA build, send the released PCB data, BOM, assembly information, quantities, and required test scope to sales@bestpcbs.com.

vehicle domain controller
A high-density vehicle domain controller PCBA combines computing, memory, power, networking, and automotive connectors.

What Is a Vehicle Domain Controller?

A vehicle domain controller is a high-performance electronic control unit that manages several related functions within one vehicle domain. Instead of assigning every function to a separate ECU, the controller provides shared computing, communication, power-management, and software resources for a group of systems.

The “domain” describes a logical group of vehicle functions. Depending on the vehicle architecture, it may cover body and comfort systems, the digital cockpit, ADAS, propulsion, chassis, connectivity, or a combination of these areas.

A domain controller is therefore not simply a larger version of a conventional ECU. It must receive data from many sensors and network nodes, process multiple workloads, exchange information with other controllers, and maintain predictable operation when one function places a heavy demand on shared hardware.

It should also be distinguished from a zone controller. A domain controller groups functions by purpose, while a zone controller usually groups physical inputs, outputs, sensors, and actuators by their location in the vehicle. Some newer platforms use both: zone controllers collect local signals, and a domain or central computer performs higher-level processing.

How Does Automotive Domain Controller Architecture Consolidate ECUs?

Automotive domain controller architecture consolidates ECUs by moving compatible workloads onto shared processing and communication hardware. The goal is not to connect several existing ECUs inside one enclosure. It is to reduce duplicated processors, memory, power supplies, gateways, and network interfaces while coordinating the functions through a common computing platform.

For example, several cockpit functions may share an applications processor, graphics resources, memory, storage, and vehicle-network connection. An ADAS domain controller may receive camera, radar, and other sensor data through high-speed interfaces, process the information, and exchange decisions with braking, steering, or gateway controllers.

This consolidation changes the PCBA in several ways:

  • processor and memory density increases;
  • high-speed interfaces occupy more routing and connector resources;
  • several supply rails must start, sequence, and remain stable under changing loads;
  • communication traffic from CAN, CAN FD, LIN, Automotive Ethernet, or other interfaces converges on one assembly;
  • thermal load becomes concentrated around processors, memory, PMICs, and network devices;
  • a defect in one shared resource can affect several vehicle functions.

The architecture can reduce module count and wiring complexity, but it also concentrates electrical, thermal, and manufacturing risk. That is why a domain-controller PCBA cannot be treated as a generic control board with a faster processor added.

Which Functions Can an Automotive Domain Controller Combine?

An automotive domain controller combines functions that need shared computing, coordinated data, or common vehicle interfaces. The exact grouping depends on the automaker's electrical and electronic architecture; there is no universal set of functions for every controller.

Common domain groupings include:

  • Body domain: lighting, doors, windows, seats, mirrors, wipers, access, and comfort functions.
  • Cockpit domain: digital instrument clusters, infotainment, displays, audio, voice processing, and driver interaction.
  • ADAS domain: sensor input, image or radar processing, sensor fusion, path-related calculations, and communication with actuation controllers.
  • Propulsion domain: engine, transmission, inverter, motor, battery, charging, and energy-management coordination.
  • Connectivity domain: external wireless connectivity, gateways, secure data exchange, over-the-air service support, and communication between internal and external networks.

These categories can overlap. A cockpit controller may include connectivity functions, while a central vehicle computer may run workloads from more than one traditional domain. The released system architecture—not the marketing name—determines what the PCBA must support.

This distinction also keeps closely related modules separate. A body control module mainly controls body loads and convenience functions. A telematics control unit focuses on vehicle-to-network communication. A domain controller may coordinate either area, but its defining feature is the consolidation of multiple related workloads and interfaces.

What Hardware Is Inside a Vehicle Domain Control Unit?

The hardware inside a vehicle domain control unit reflects the functions it consolidates. A body-domain board may emphasize protected inputs and load drivers, while an ADAS or cockpit controller may emphasize computing performance, memory bandwidth, high-speed networking, and thermal management.

Typical hardware blocks include:

Hardware block Typical devices Manufacturing concern
Main processing Automotive MCU, MPU, SoC, FPGA or accelerator Fine-pitch BGA assembly, heat and lifecycle control
Memory LPDDR, DDR, Flash, eMMC or UFS Short high-speed connections and hidden solder joints
Vehicle networking CAN, CAN FD, LIN, FlexRay and Automotive Ethernet devices Controlled-impedance paths, termination and connector transitions
Power management PMICs, DC-DC converters, LDOs, supervisors and protection devices Multiple rails, switching heat and package-specific soldering
Storage and security Secure elements, hardware security modules and nonvolatile storage Programming, identification and configuration control
Sensor or display interfaces SerDes, camera links, display interfaces and level translation High-speed differential routing and connector integrity
Timing Crystals, oscillators, clock generators and buffers Placement sensitivity and contamination control
External connection Board-to-board and harness connectors, coaxial or high-speed connectors Mechanical load, coplanarity and through-hole soldering

The board may also include shielding frames, heatsink contact areas, thermal interface material, mounting points, test pads, and service or programming connectors. These mechanical features influence component placement and assembly sequence even though they are not active electronic functions.

Compared with a conventional electronic control unit board, a high-performance domain controller usually places greater pressure on routing density, package pitch, memory proximity, power distribution, and heat removal.

vehicle domain controller
Functional hardware zones share one densely populated vehicle domain controller PCBA.

What Makes a Domain Controller PCBA Difficult to Assemble?

A domain controller PCBA is difficult to assemble because it combines components that need very different soldering conditions on the same board. A fine-pitch BGA needs controlled solder-paste deposition, board support, package alignment, and a stable reflow profile. When solder paste inspection is included in the production route, it can identify deposit-volume or alignment problems before those conditions become hidden beneath a BGA after reflow. A large connector, shield frame, inductor, or power component absorbs much more heat and may require a different assembly process.

The main difficulty is the interaction between these requirements, not any one component by itself.

Typical assembly conflicts include:

  • small passives and fine-pitch packages beside tall connectors or shielding structures;
  • high-density BGA regions with limited optical access;
  • large ground planes that draw heat away from selected joints;
  • heavy connectors that need strong solder joints without overheating nearby components;
  • bottom-terminated packages whose solder coverage cannot be judged by surface appearance;
  • components with moisture-sensitivity or storage requirements that differ from the rest of the BOM;
  • heatsink, shield, coating, or enclosure steps that can obstruct later inspection or rework.

Process sequencing matters. Shield frames or large connectors installed too early may block X-ray views, rework access, or test fixtures. Installed too late, they may require an additional heating process that exposes the board to more thermal stress. The assembly plan therefore has to follow the actual package mix, board construction, thermal mass, and inspection access.

That process plan also has to survive the transition from prototypes to repeat production. Recording the approved stencil, placement program, reflow profile, fixtures, inspection settings, and product revision helps prevent a later batch from being built with an outdated or incomplete process. MES-based traceability can connect those records with the applicable PCB, component lots, and programmed product identity.

Domain controllers also contain costly processors and memory devices. Soldering a visible connector correctly does not compensate for an open BGA joint beneath the main processor. Inspection and process control must therefore follow the failure modes of each package rather than rely on one final visual check.

How Are High-Pin-Count BGAs and Automotive Connectors Assembled on One PCBA?

High-pin-count BGAs and automotive connectors can share one PCBA when the assembly sequence, board support, solder volumes, and thermal profile are planned for both package types. The challenge is that they sit at opposite ends of the assembly spectrum: the BGA depends on uniform hidden joints, while the connector must withstand insertion force, harness load, and repeated temperature and vibration exposure.

For the BGA area, solder-paste printing must produce repeatable deposits on adjacent fine-pitch components. Placement accuracy and package handling are important, but the reflow profile is equally critical. The board must reach sufficient temperature for complete solder formation without creating excessive package warpage, voiding, component damage, or unnecessary thermal exposure.

Large automotive connectors may use surface-mount hold-downs, press-fit pins, through-hole solder joints, or a combination of retention features. Through-hole pins can be assembled by selective soldering, pin-in-paste, or another approved process depending on connector geometry, board thickness, nearby components, and solder-side access.

Several practical interactions must be resolved:

  • The connector body must not shadow nearby components during reflow or block the selective-soldering nozzle.
  • Through-hole copper connected to large planes may need more heat than signal pins in the same connector.
  • Board supports must prevent the connector's mass or insertion load from flexing the BGA region.
  • Pin protrusion, hole fill, solder bridging, and connector seating must all remain within the released acceptance criteria.
  • X-ray access to the processor, memory, and other hidden joints should remain usable after the connector and shielding hardware are installed.

The best process is not automatically “reflow everything” or “solder the connector later.” It is the sequence that creates a stable window for both the hidden BGA joints and the mechanically loaded connector joints on the actual board. EBest Circuit's mixed-assembly experience allows the BGA, surface-mount hold-downs, through-hole pins, shielding hardware, and inspection access to be reviewed as one manufacturing sequence rather than as unrelated operations.

vehicle domain controller
A compact fixture supports the BGA and automotive connector assembly during selective soldering.

How Do Heat and Board Warpage Affect Domain Controller Assembly?

Heat and board warpage affect domain controller assembly by changing how packages, pads, and solder joints meet during reflow. A dense processor region, thick copper planes, large connectors, and uneven component distribution can create substantial temperature differences across the PCBA. At the same time, the PCB and large packages expand at different rates.

If a BGA package or the PCB bows during reflow, corner balls may separate from their pads or touch only after part of the solder has solidified. This can create opens, head-in-pillow defects, stretched joints, or weak connections that are difficult to see from the surface. Excessive board deformation can also affect fine-pitch connectors, bottom-terminated packages, and coplanarity during later assembly steps.

Production controls should address the actual thermal and mechanical behavior:

  • support the panel and assembly near heavy or mechanically sensitive regions;
  • profile representative boards at both high-mass and low-mass locations;
  • keep the time and peak temperature within the limits of the PCB, packages, solder alloy, and moisture-sensitive devices;
  • review copper balance, board thickness, panel rails, breakaway features, and component distribution for their effect on deformation;
  • use package-appropriate X-ray views to assess hidden joints after soldering;
  • avoid fixture pressure that masks or introduces board bending during inspection and test;
  • control heatsink and enclosure attachment forces so that the finished board is not flexed around large BGAs.

Thermal performance in use and soldering temperature during production are related but different problems. A copper area or thermal path that helps cool the operating processor can increase local thermal mass during reflow. The assembly process must therefore be developed from the released board construction and component layout rather than from a generic oven recipe.

vehicle domain controller
Thermocouples record representative locations before the domain controller PCBA enters the reflow oven.

FAQs About the Vehicle Domain Controller

Is a vehicle domain controller the same as an ECU?

A vehicle domain controller is a type of high-performance ECU. A conventional ECU may control one function or subsystem, while a domain controller consolidates several related functions, networks, or workloads on shared hardware.

What is the difference between a domain controller and a zone controller?

A domain controller groups functions by purpose, such as cockpit, ADAS, body, or propulsion. A zone controller groups sensors, actuators, power distribution, and network connections by physical vehicle location. A vehicle architecture may use both.

Does every vehicle domain controller use an HDI PCB?

No. HDI becomes useful when processor fan-out, memory routing, package pitch, interface count, or board-size limits cannot be handled reliably with conventional through-hole vias. The released component placement, stackup, routing density, and manufacturing limits determine whether HDI is necessary.

Why are BGAs common in domain controller PCBAs?

High-performance processors, memory, FPGAs, and network devices need many power, ground, and signal connections in a compact area. BGA packages provide high connection density and short electrical paths, but their joints are hidden and require a controlled assembly and inspection process.

Can a PCBA manufacturer build the complete vehicle domain controller?

A PCBA manufacturer can fabricate the released PCB, source approved components, assemble the board, inspect hidden and visible joints, program devices, and perform agreed electrical or functional tests. The exact deliverable depends on the released product data and quotation scope.

A reliable vehicle domain controller PCBA depends on managing several difficult features together: dense processors and memory, controlled-impedance networks, multiple power rails, heavy automotive connectors, hidden solder joints, and concentrated heat. EBest Circuit combines IATF 16949 process control with multilayer and HDI fabrication, mixed assembly, AOI, X-ray inspection, MES-based traceability, programming coordination, and customer-defined testing. When required by the confirmed project scope, automotive documentation such as PPAP-related records can also be coordinated without confusing manufacturing evidence with vehicle-level validation.

For a vehicle domain controller program, this combination helps preserve the approved product revision and manufacturing process as the build moves from prototypes to repeat production. Send your released PCB data, BOM, assembly information, quantities, and required test scope to sales@bestpcbs.com for review.

Tags: , ,
Posted in Automotives, best pcb, bestpcb, Solutions | No Comments »

ADAS ECU PCB and PCBA Manufacturing for Main Boards

September 18th, 2026

ADAS ECU hardware must process camera, radar, and vehicle-network data without allowing dense routing, power noise, hidden solder joints, or uncontrolled revisions to weaken the main board. For buyers, the practical challenge is not simply finding a factory that can produce a multilayer PCB. It is making sure the PCB structure, component package plan, assembly process, inspection method, and production files work together.

EBest Circuit (Best Technology) supports PCB fabrication, component sourcing, PCBA, inspection, and customer-defined testing for complex automotive electronics. Send your stackup requirements, Gerber files, BOM, placement data, and test instructions to sales@bestpcbs.com for a manufacturability review of your ADAS computing board.

ADAS ECU
High-density ADAS ECU computing main board prepared for PCB and PCBA manufacturing.

How Is an ADAS ECU Different from Its PCB and PCBA?

An ADAS ECU is the complete electronic control unit used to support advanced driver-assistance functions. Unlike a general electronic control unit board, it is specifically built around the sensing, computing, and communication demands of driver-assistance functions. Depending on the vehicle architecture, it may receive data from cameras, radar sensors, ultrasonic sensors, inertial sensors, or other vehicle controllers. It then runs perception, decision, or sensor-fusion software and exchanges commands or status information with other vehicle systems.

The PCB and PCBA are only parts of that complete controller:

  • ADAS ECU: The complete unit, which may include the PCBA, firmware, application software, connectors, enclosure, shielding, thermal materials, and mechanical mounting.
  • ADAS ECU PCB: The bare printed circuit board before components are assembled.
  • ADAS ECU PCBA or main board: The populated board containing the processor, memory, power circuits, communication interfaces, and supporting components.

This distinction defines the manufacturing responsibility. A PCB and PCBA supplier can review the board for fabrication and assembly, build the bare board, source specified parts, assemble the components, inspect solder joints, and perform agreed tests. Sensor-fusion algorithms, vehicle calibration, functional-safety concepts, cybersecurity, and final vehicle validation normally remain with the customer and its system-development partners.

An ADAS domain controller is a more centralized form of automotive controller. It may consolidate work previously divided among several function-specific ECUs and process more sensor channels on one computing platform. That consolidation can increase processor pin count, memory bandwidth, interface density, power demand, and PCB routing pressure, but it does not change the boundary between the complete controller and the PCBA inside it.

What Components Are Assembled on an ADAS ECU Main Board?

The ADAS ECU architecture on the main board is usually built around a high-performance processor or system-on-chip. The precise component set depends on the number and type of sensor inputs, the software workload, and the vehicle network architecture. A typical board may include:

  • A main SoC, processor, MCU, GPU, or dedicated acceleration device
  • LPDDR4 or LPDDR5 memory close to the processor
  • eMMC, UFS, NOR flash, or other nonvolatile storage
  • PMICs, DC-DC converters, load switches, supervisors, and protection devices
  • MIPI CSI-2, serializer/deserializer, PCIe, Ethernet, CAN or CAN FD, SDIO, SPI, and I2C interfaces
  • Oscillators, clock buffers, filters, ESD protection, and common-mode components
  • Board-to-board, automotive data, power, and service connectors

These parts do not create equal manufacturing difficulty. A large BGA processor and nearby LPDDR devices control fanout and layer planning. Camera and high-speed network channels create impedance and return-path requirements. PMICs and processor rails require low-inductance power delivery. Connectors and protection devices influence component clearance, mechanical support, and EMC behavior.

For the buyer, the useful question is therefore not “How many components are on the board?” It is “Which packages, interfaces, and power rails control the PCB structure and assembly process?” Identifying those controlling features early prevents an apparently complete layout from reaching fabrication with an impractical via structure, incomplete impedance definition, or insufficient inspection access.

When Does an ADAS ECU PCB Require HDI or Additional Layers?

An ADAS ECU PCB does not automatically require HDI. HDI becomes justified when conventional through-hole fanout and the available layer count cannot route the required signals while maintaining reference planes, power distribution, spacing, and manufacturable feature sizes.

The decision is usually driven by five conditions:

  1. BGA pitch and escape density. Fine-pitch processor or memory packages may leave too little room for conventional vias between pads.
  2. Number of high-speed channels. Multiple camera, memory, PCIe, or Ethernet channels need controlled routing space and continuous reference planes.
  3. Board outline and connector locations. A restricted enclosure or fixed connector arrangement can compress routing into a small area.
  4. Power and ground requirements. A high-current processor with several voltage rails may need additional plane area, local copper, and dedicated return paths.
  5. EMC and isolation constraints. Sensitive high-speed circuits, switching power sections, and external interfaces may need physical separation that consumes routing area.

A higher layer count can provide more routing channels and better separation between signal and power structures, but more layers alone do not solve a poor breakout. HDI circuit boards may use laser microvias, blind vias, buried vias, or via-in-pad around fine-pitch BGAs. Each option affects cost, registration tolerance, plating, lamination cycles, inspection, and repairability.

The most economical structure is the least complex stackup that still routes the board with acceptable impedance, return paths, copper distribution, and manufacturing margins. Before release, the PCB manufacturer should review BGA pitch, finished board thickness, via aspect ratio, annular ring, microvia depth, copper weight, material selection, and the proposed lamination sequence.

How Do LPDDR4, MIPI CSI-2, and eMMC Affect the PCB Stackup?

ADAS sensor fusion can place heavy and simultaneous demands on camera inputs, working memory, and stored data. LPDDR4, MIPI CSI-2, and eMMC serve different functions on the board, but they share one basic requirement: the stackup must provide predictable routing layers and uninterrupted reference paths before detailed routing is finalized.

LPDDR4 connects the processor to working memory through a wide, timing-sensitive bus. Memory placement, breakout geometry, reference-plane continuity, via count, and routing length must be planned as one system. Manufacturing cannot correct a topology or timing problem after the Gerber files are released, but the fabricator can verify that the selected trace widths, spacings, dielectric thicknesses, and via structures can be produced consistently.

MIPI CSI-2 commonly carries camera data into the processing platform, sometimes through serializer/deserializer devices rather than a direct camera-to-processor connection. Differential-pair impedance, intra-pair geometry, transitions, stubs, and the return path through connector regions all matter. A nominal impedance value is not sufficient if the fabrication drawing does not identify the controlled structures and their tolerances.

eMMC combines storage, command, and clock connections in a compact package. Although its routing burden may be smaller than a wide LPDDR interface, package breakout, clock quality, power integrity, and proximity to the processor can still affect placement and layer use. SDIO and other synchronous interfaces create similar concerns when clock rate and routing length increase.

The customer should release an impedance table together with the stackup and identify the nets that use each structure. The manufacturer can then calculate manufacturable trace geometries using the selected laminate and copper thickness, return the proposed stackup for approval, and use impedance coupons or agreed test methods to confirm the finished board.

How Should BGA Fanout and Vias Be Planned Around the Processor and Memory?

BGA fanout should be planned from the package pitch inward, not selected after routing becomes congested. The first review should compare pad diameter, solder-mask strategy, escape-channel width, finished hole size, annular ring, and the number of I/O rows that must reach internal layers.

For a package that allows through-hole escape, conventional vias may provide the lowest-cost and most repairable solution. As pitch decreases or the number of inner rows increases, through-holes can occupy too much routing area. Laser microvias or via-in-pad structures can open additional escape channels, but they add process controls. Filled and capped via-in-pad features must meet flatness and plating requirements so that solder does not drain into the via or leave an uneven BGA land.

Memory placement also affects fanout. Short processor-to-LPDDR connections may compete with power decoupling, eMMC routing, and processor power escapes. Moving the memory slightly can sometimes remove an HDI bottleneck; in other designs, the enclosure, thermal solution, or timing budget prevents that change. This is why the package drawing, placement, stackup, and routing constraints should be reviewed together.

Fabrication data should clearly identify blind-via spans, buried-via spans, filled vias, capped vias, back drilling if used, and any special acceptance criteria. Ambiguous via notes can cause quotation errors or, more seriously, a board built with a structure different from the designer’s intent.

ADAS ECU
Leadless processor and memory packages create the fanout density that can drive HDI decisions.

How Is an ADAS ECU PCBA Assembled and Inspected?

Automotive PCBA assembly for an ADAS ECU requires controls that match the actual package mix. The main processor, memory, storage, PMICs, small passives, bottom-terminated components, and large automotive connectors do not necessarily share the same solder-paste or thermal needs.

Stencil apertures and paste volume should be reviewed in high-density BGA and QFN areas as well as around thermally demanding power components. Component moisture sensitivity, bake requirements, feeder setup, placement accuracy, and the reflow profile must be controlled for the specified parts and board thermal mass. Large copper areas or thick multilayer constructions can change heating behavior across the assembly.

Inspection methods must also match what can be seen:

  • SPI checks solder-paste deposits before components hide the pads.
  • AOI checks visible placement, polarity, component presence, and accessible solder joints.
  • X-ray inspection evaluates hidden BGA, QFN, and via-in-pad solder regions for defects such as excessive voiding, bridging, opens, or abnormal solder distribution.
  • Electrical and functional tests verify the circuits and functions defined by the customer’s test coverage, fixtures, firmware, and acceptance limits.

X-ray is important, but it is not a substitute for process control or electrical testing. A visually acceptable BGA image cannot prove that every high-speed channel, memory connection, or power rail functions correctly. Buyers should therefore define which boards are X-rayed, which joints or regions are reviewed, how results are recorded, and what functional test is required after assembly.

EBest Circuit can coordinate PCB fabrication, specified component sourcing, assembly, AOI, X-ray, and agreed electrical or functional testing. The customer should supply approved firmware, test procedures, fixtures or fixture requirements, and acceptance criteria whenever programming or functional verification is included.

ADAS ECU
X-ray inspection reveals hidden solder-ball patterns beneath BGA packages on an ADAS ECU PCBA.

How Can an ADAS ECU Prototype Be Prepared for Repeatable PCBA Production?

A working prototype is not automatically ready for repeatable production. Repeatability starts when the approved design, materials, process assumptions, and acceptance evidence are converted into a controlled manufacturing package.

Before the next build, the customer and manufacturer should close the following items:

  • Freeze matching revisions of the Gerber or ODB++ data, fabrication drawing, assembly drawing, BOM, centroid file, and approved change records.
  • Confirm the stackup, laminate, copper weight, impedance structures, HDI build, surface finish, and any special via filling or capping.
  • Resolve BOM lifecycle, lead-time, package, polarity, and approved-alternative questions before purchasing.
  • Record stencil decisions, reflow conditions, BGA or QFN X-ray criteria, and any workmanship requirements that differ from the normal process.
  • Define programming files, software versions, fixture ownership, test steps, pass/fail limits, and required test records.
  • Preserve traceability between the board revision, BOM revision, assembly lot, component lots, and test results when the project requires it.

This preparation protects the buyer from three common production problems: building the wrong revision, accepting an unapproved component substitution, and discovering too late that the prototype test depended on an undocumented setup. It also makes quotation and scheduling more accurate because the factory can see which materials, special processes, inspections, and tests belong to the released configuration.

For a new supplier transfer, do not rely only on the previous purchase order. Provide the current controlled package and identify any deviation accepted on earlier builds. A short pre-production review can expose conflicts among the PCB drawing, BOM, placement file, assembly notes, and test instructions before material is committed.

FAQs About ADAS ECU

Is an ADAS domain controller the same as an ADAS ECU?

Not always. An ADAS ECU may perform one defined driver-assistance function, while an ADAS domain controller usually consolidates several functions or sensor channels on a more centralized computing platform. Both contain PCBAs, but a domain controller often creates higher processing, memory, interface, power, and thermal demands.

Does every ADAS ECU PCB need HDI?

No. HDI is appropriate when BGA pitch, fanout density, board size, interface count, or routing constraints cannot be handled efficiently with through-hole vias and a conventional multilayer stackup. The decision should follow a layout and manufacturability review.

How many layers should an ADAS ECU PCB use?

There is no universal number. The layer count depends on BGA escape needs, high-speed signal groups, reference planes, power rails, EMC separation, copper weight, and the available board area. The stackup should be agreed before routing is finalized.

How are hidden BGA solder joints inspected?

X-ray inspection is used to evaluate solder distribution and identify visible evidence of bridging, opens, excessive voiding, or other abnormalities beneath the package. It should be combined with SPI, AOI, process records, and appropriate electrical or functional tests.

What files are needed to quote an ADAS ECU PCB and PCBA?

Provide the Gerber or ODB++ data, fabrication drawing, stackup and impedance requirements, BOM, assembly drawing, centroid file, and any special workmanship, programming, inspection, or test instructions. Include the expected quantity and revision so the quotation reflects the intended build.

If you need a manufacturing review for an ADAS ECU PCB or high-density PCBA, send the controlled project files and expected build quantity to sales@bestpcbs.com. EBest Circuit (Best Technology) can review the fabrication, sourcing, assembly, inspection, and agreed testing scope before production.

Tags: , ,
Posted in Automotives, best pcb, bestpcb, Solutions | No Comments »

DIP Assembly: Process, SMT vs DIP, Wave Soldering & PCB Guide

September 18th, 2026

DIP assembly remains important even though most modern PCBAs rely heavily on surface-mount technology. Connectors, transformers, relays, terminal blocks, large capacitors, switches, and other mechanically demanding components are still frequently mounted through holes.

The terminology can be confusing because DIP and THT are not technically identical. DIP describes a package format, while THT describes a mounting method. In manufacturing practice, however, many PCBA factories use “DIP assembly” or “DIP line” as shorthand for the entire through-hole insertion and soldering stage.

DIP assembly production area with through-hole component insertion and wave soldering equipment

Key Takeaways

  • DIP assembly is commonly used in PCBA factories to describe the insertion and soldering of through-hole components. Strictly speaking, DIP means Dual In-Line Package, while THT means Through-Hole Technology.
  • A DIP assembly line may handle DIP ICs, connectors, relays, transformers, terminal blocks, electrolytic capacitors, headers, switches, and other leaded components.
  • Modern PCBAs frequently combine SMT and DIP/THT assembly. Small, high-density components are mounted by SMT, while mechanically loaded or larger leaded parts use through-hole mounting.
  • Through-hole components can be soldered by wave soldering, selective soldering, or hand soldering depending on board layout, production volume, component mix, and thermal constraints.
  • PCB design directly affects DIP assembly quality. Finished hole size, annular ring, pad geometry, component spacing, solder accessibility, and bottom-side SMT placement all matter.
  • Common DIP/THT defects include insufficient hole fill, solder bridges, cold joints, icicles, component tilt, incorrect polarity, and flux residue.
  • Inspection and testing may include visual inspection, AOI, ICT, functional testing, programming, and X-ray when hidden structures justify it.

What Is DIP Assembly?

DIP assembly is commonly used in PCB manufacturing to describe the insertion and soldering of through-hole components after or alongside SMT assembly. Strictly, DIP stands for Dual In-Line Package, a package with two parallel rows of leads.

A traditional DIP IC is inserted through plated holes in the PCB and soldered on the opposite side. However, factory DIP lines usually process many other through-hole components that are not technically DIP packages.

Typical factory usage therefore includes:

  • DIP ICs
  • Connectors
  • Relays
  • Transformers
  • Terminal blocks
  • Headers
  • Large electrolytic capacitors
  • Switches
  • Power components

For manufacturing discussions, it is useful to confirm whether “DIP assembly” means only actual DIP-packaged devices or the broader through-hole assembly process.

Is DIP Assembly the Same as Through-Hole Assembly?

Not exactly. DIP is a package style, while THT is a PCB mounting technology.

Term Meaning
DIP Dual In-Line Package
THT Through-Hole Technology
DIP component A component with two parallel rows of leads
THT component Any component whose leads pass through PCB holes
DIP assembly Factory shorthand often used for THT assembly
DIP line Through-hole insertion and soldering production line

A DIP IC is normally a THT component, but many THT components are not DIP packages. A transformer with four leads, a terminal block, or a D-sub connector may all be processed on a DIP line even though none is a standard DIP package.

This distinction matters for engineering documentation. A BOM should specify the actual component package and mounting method rather than relying only on the term “DIP.”

What Components Are Commonly Used in DIP Assembly?

DIP assembly lines handle components that benefit from through-hole mounting or are not available in practical surface-mount formats.

A DIP switch assembly is one example of a through-hole control component that may be inserted and soldered on the same production line.

Common examples include:

  • DIP ICs
  • DIP switches
  • Pin headers
  • Board-to-wire connectors
  • D-sub connectors
  • Terminal blocks
  • Relays
  • Transformers
  • Large electrolytic capacitors
  • Power resistors
  • LEDs
  • Potentiometers
  • Mechanical switches
  • High-force connectors

Through-hole mounting is often selected when the component experiences mechanical loading. Connector insertion and removal, cable forces, relay mass, or transformer weight can make lead-through-hole retention useful.

This does not mean every THT component is automatically more electrically capable or more reliable than an SMT equivalent. The correct choice depends on the component, current, heat, mechanical load, solder-joint design, and operating environment.

Common through-hole components including relay DIP IC electrolytic capacitor transformer connector terminal block pin header and switch

What Equipment Is Used on a DIP Assembly Line?

A DIP assembly line can combine manual workstations, automatic insertion equipment, soldering systems, inspection, and testing.

Typical equipment includes:

  • Lead-forming machines
  • Axial-component insertion machines
  • Radial-component insertion machines
  • Odd-form insertion machines
  • Manual insertion conveyors
  • Component clinching equipment
  • Fluxing and preheating systems
  • Wave soldering machines
  • Selective soldering machines
  • Lead-trimming equipment
  • AOI systems
  • Repair stations
  • ICT fixtures
  • Functional test equipment

The exact configuration depends on volume and component mix. A high-volume appliance board with many repetitive axial parts may justify automatic insertion, while a low-volume industrial assembly with large connectors may rely more heavily on manual insertion.

At EBest Circuit, mixed-technology PCBA projects can be reviewed for SMT, THT insertion, wave soldering, selective soldering, and testing requirements before the production route is finalized.

What Is the DIP Assembly Process?

A typical DIP assembly process starts after component and PCB verification and ends with inspection and electrical testing.

  1. Material and BOM verification. Confirm component part number, polarity, package, lead condition, and quantity.
  2. Lead forming and preparation. Bend, cut, or form leads where required.
  3. Manual or automatic insertion. Insert the component leads through the correct PCB holes.
  4. Pre-solder inspection. Check orientation, polarity, seating, and component location.
  5. Fluxing and preheating. Prepare the solder side for stable wetting.
  6. Wave, selective, or manual soldering. Form the through-hole solder joints.
  7. Lead trimming, touch-up, and cleaning. Remove excessive lead length and repair defects where necessary.
  8. Inspection and testing. Check solder joints and verify electrical function.

The process route can change when the PCB contains both SMT and THT components. Component thermal sensitivity, bottom-side SMT parts, solder pallets, and selective-solder nozzle access all influence the final sequence.

DIP through-hole PCB assembly process from component insertion and pre-solder inspection to wave soldering selective soldering inspection and functional test

SMT vs DIP Assembly: What Is the Difference?

SMT places components directly on PCB surface pads, while DIP/THT assembly passes component leads through drilled holes.

Factor SMT DIP / THT
Mounting On PCB surface Leads through PCB holes
Typical soldering Reflow Wave, selective, or hand soldering
Component density Higher Lower
Hole requirement Usually no component holes Plated through holes required
Automation Highly automated Manual and automatic mix
Typical components BGA, QFN, SMD passives Connectors, relays, transformers, DIP ICs
Mechanical retention Mainly solder-pad attachment Lead passes through board
Board area Usually lower Usually higher

SMT is generally preferred for dense digital electronics because components and pads occupy less area. It also supports high-speed automated placement.

DIP/THT remains useful where component size, mechanical stress, connector retention, legacy parts, or specific power components make through-hole mounting practical.

The two technologies are therefore complementary rather than competing solutions.

SMT versus DIP through-hole PCB assembly comparison with reflow and wave selective soldering

How Are SMT and DIP Combined on the Same PCBA?

Mixed SMT and DIP assembly is common in industrial, automotive-control, power, appliance, medical, and communication electronics.

In production planning, SMT and DIP assembly steps are sequenced to protect components and maintain solder access. An SMT DIP assembly route normally completes reflow before through-hole insertion and wave, selective, or hand soldering.

A typical mixed process can be:

Solder paste printing → SMT placement → reflow → AOI → THT insertion → wave/selective soldering → inspection → functional test

The SMT stage normally installs ICs, resistors, capacitors, QFN/BGA packages, small diodes, and small transistors. The THT stage may then install connectors, relays, transformers, terminal blocks, large capacitors, and mechanical switches.

SMT is often completed first because reflow can process hundreds or thousands of surface joints in one controlled thermal cycle. The through-hole parts are then inserted and soldered using a process compatible with the already assembled board.

The exact sequence is not universal. Bottom-side SMT components, wave-solder pallets, component temperature limits, and board accessibility can require a different manufacturing route.

Wave vs Selective vs Hand Soldering: Which Is Used for DIP Assembly?

The soldering method should be selected from PCB layout, joint count, component density, production volume, and thermal restrictions.

Method Best Fit Main Limitation
Wave soldering Many THT joints, higher-volume boards Large solder-side area exposed to the wave
Selective soldering Mixed SMT/THT and localized joints Slower and more process-specific
Hand soldering Prototypes, rework, odd-form parts Labor and operator dependent

Wave soldering passes the solder side over a controlled wave of molten solder. It is efficient when many through-hole joints can be soldered in one operation.

Selective soldering uses a programmable nozzle or localized soldering system. It is especially useful when only certain THT joints should contact molten solder or when bottom-side SMT parts limit full-wave exposure.

Hand soldering remains useful for prototypes, low-volume builds, rework, unusual connectors, and components that cannot be handled efficiently by wave or selective equipment.

No method is inherently best for every board. The correct process depends on the layout and manufacturing quantity.

Wave soldering selective soldering and hand soldering comparison for DIP through-hole assembly

What PCB Design Rules Matter for DIP Assembly?

DIP/THT assembly quality depends heavily on PCB hole and pad design. A schematic can be correct while the through-hole assembly remains difficult or unreliable because of poor footprint geometry.

Important design items include:

  • Finished hole diameter
  • Component lead diameter
  • Hole-to-lead clearance
  • Annular ring
  • Pad diameter
  • Copper thickness
  • Thermal-relief design
  • Component spacing
  • Wave-solder direction
  • Solder shadowing
  • Selective-solder nozzle access
  • Bottom-side SMT clearance
  • Component height
  • Pin 1 and polarity marking
  • Lead protrusion after soldering

The finished hole must provide enough clearance for insertion and solder flow without becoming excessively large. Too little clearance can make insertion difficult and restrict solder movement, while excessive clearance reduces mechanical support and can complicate hole filling.

Large copper planes can also remove heat from a through-hole pad. Thermal relief may be needed to obtain stable soldering temperature without excessive dwell time.

For selective soldering, nearby components, board edges, fixture features, and nozzle size must also be considered during layout rather than after the PCB is fabricated.

DIP through-hole PCB design showing finished hole annular ring plated hole solder fillet and DIP footprint

What Defects Are Common in DIP Assembly?

Most DIP/THT defects are related to component insertion, solder wetting, hole filling, temperature, or handling.

Common defects include:

  • Insufficient hole fill
  • Cold solder joints
  • Solder bridging
  • Solder icicles
  • Excess solder
  • Solder voids
  • Component tilt
  • Incorrect polarity
  • Wrong component location
  • Missing component
  • Lifted pad
  • Barrel damage
  • Excessive lead protrusion
  • Flux residue

Insufficient hole fill can occur when the solder does not rise adequately through the plated hole. Hole geometry, board thickness, copper planes, flux activity, preheat, solder temperature, and component lead condition can all contribute.

Solder bridging occurs when adjacent joints are unintentionally connected. It can be influenced by pad spacing, lead spacing, solderability, conveyor direction, solder conditions, and component geometry.

Inspection should therefore identify the defect and its process cause rather than treating every poor joint as an operator issue.

DIP through-hole solder joint quality guide showing good joint solder bridge cold joint and insufficient hole fill

How Is DIP Assembly Inspected and Tested?

DIP assembly quality control should verify both component installation and solder-joint performance.

Typical controls include:

  • Incoming component inspection
  • First-article inspection
  • Pre-wave insertion inspection
  • Visual solder-joint inspection
  • AOI where applicable
  • X-ray when hidden geometry justifies it
  • ICT
  • Functional testing
  • Firmware programming
  • Burn-in when specified

Before soldering, inspectors can check component value, orientation, polarity, seating height, missing parts, and lead position.

After soldering, inspection focuses on joint wetting, hole fill, bridges, excess solder, damaged pads, and lead protrusion.

X-ray is not automatically required for every DIP assembly. Most conventional through-hole joints are visible from the solder side, so visual inspection, AOI, ICT, and functional testing are often more useful. X-ray should be applied when hidden geometry or specific reliability requirements justify it.

EBest Circuit supports SPI, AOI, X-ray, ICT, and functional testing according to the actual assembly and inspection needs of the project.

When Should Engineers Choose DIP/THT Instead of SMT?

DIP/THT is most useful when the component or product needs mechanical retention, specific component availability, or a mounting format that SMT cannot provide efficiently.

Typical examples include:

  • Connectors subject to repeated mating forces
  • Terminal blocks with cable loads
  • Heavy transformers
  • Large relays
  • Mechanical switches
  • High-force controls
  • Socketed or serviceable ICs
  • Legacy components
  • Certain large power components

The selection should not be based on a rule that “THT is always stronger” or “SMT is always better.”

Instead, consider mechanical load, component mass, current requirement, thermal environment, available package type, PCB area, assembly volume, automation level, rework requirements, and lifecycle/sourcing.

A mixed approach is often the most practical solution: SMT for density and automation, THT for components that benefit from mechanical through-board attachment.

What Should Buyers Include in a DIP Assembly RFQ?

A DIP assembly quotation should define the bare PCB, through-hole components, assembly process, and acceptance criteria.

Requirement Why It Matters
Gerber / ODB++ PCB fabrication data
BOM Component identification
Pick-and-place / insertion data Component location
Assembly drawing Orientation and polarity
THT component datasheets Lead and package geometry
Solder alloy Process and temperature selection
Wave/selective requirement Production routing
IPC class Acceptance criteria
Test specification ICT/FCT scope
Quantity Manual vs automated process planning

Also specify where applicable:

  • Lead-free or SnPb requirement
  • Conformal coating
  • Programming
  • Burn-in
  • Potting
  • Cleaning requirements
  • Box build
  • Special connector insertion
  • Customer-supplied components

If the soldering method has not yet been selected, the manufacturer can review the PCB layout and component mix before determining whether wave, selective, or manual soldering is most appropriate.

FAQ About DIP Assembly

1. What does DIP stand for in electronics?
DIP stands for Dual In-Line Package, a package with two parallel rows of component leads.

2. Is DIP assembly the same as through-hole assembly?
Not strictly. DIP is a package type, while THT is a mounting technology. However, many PCBA factories use “DIP assembly” as shorthand for their through-hole production stage.

3. What is a DIP assembly line?
A DIP assembly line handles through-hole component preparation, insertion, soldering, inspection, repair, and testing.

4. What is the difference between SMT and DIP assembly?
SMT mounts components directly onto PCB surface pads and typically uses reflow soldering. DIP/THT inserts component leads through drilled holes and normally uses wave, selective, or hand soldering.

5. Can SMT and DIP components be used on the same PCB?
Yes. Mixed SMT and THT assembly is very common, especially on industrial, power, automotive, appliance, and communication boards.

6. Is wave soldering required for every DIP assembly?
No. Selective soldering or hand soldering may be more appropriate depending on the board layout, production quantity, bottom-side SMT components, and component mix.

DIP assembly remains an important part of modern PCBA production because many connectors, relays, transformers, terminal blocks, switches, and other components still benefit from through-hole mounting. The key is to treat DIP/THT requirements as part of the complete PCB and assembly design rather than as a separate manual process added at the end.

For a mixed SMT and DIP assembly project, send your Gerber files, BOM, pick-and-place data, assembly drawings, THT component datasheets, soldering requirements, and test specification to sales@bestpcbs.com for DFM and PCBA review.

Tags: , , , ,
Posted in best pcb, PCB Assembly / PCBA, PCB Technology, SMT Technology | Comments Closed

M8 vs M9 CCL: Key Differences for AI Server PCBs

September 18th, 2026

M8 vs M9 CCL is becoming a core material question for AI server PCB design. As 800G networks move toward 1.6T architectures and high-speed SerDes channels move toward 224G-class signaling, M9-class CCL is increasingly discussed as the next step beyond mature M8-class materials.

However, the real engineering question is not whether M9 has a lower nominal Df. The question is whether the complete PCB channel needs enough additional loss margin to justify the higher material cost, tighter supply chain, qualification work, and more demanding multilayer fabrication process.

M8 vs M9 CCL comparison for AI server PCBs showing high-speed multilayer constructions

Key Takeaways

  • M8 and M9 are performance-class descriptions, not universal IPC laminate grades. The exact resin, glass fabric, copper foil, and electrical properties depend on the supplier and material part number.
  • M8-class CCL is already a mature ultra-low-loss option for many 800G switches, AI servers, and high-speed networking boards.
  • M9-class CCL targets even lower transmission loss for next-generation 1.6T networking, longer SerDes channels, and systems with tighter channel-loss budgets.
  • The transition from M8 to M9 is not simply a lower-Df resin upgrade. It usually involves the complete material system: resin, glass fabric, copper profile, lamination behavior, and PCB process control.
  • 224G-class signaling does not automatically require M9. Channel length, via count, connector loss, copper roughness, routing topology, and insertion-loss budget all matter.
  • A 52-layer PCB does not automatically need M9 on every signal layer. Material choice should follow the electrical requirement of each critical channel.
  • M8 remains a practical choice when simulation and validation show sufficient insertion-loss, impedance, and reliability margin.
  • For RFQs, “M9 material” is not enough. Buyers should specify the exact laminate, Dk/Df conditions, copper foil, glass style, stackup, impedance, insertion-loss target, and qualification requirements.

What Do M8 and M9 Mean in CCL Materials?

M8 and M9 are commonly used as performance-class descriptions for high-speed, low-loss CCL systems, rather than as universal IPC material designations.

Two materials described as M9 can therefore have different:

  • Resin chemistries
  • Glass fabrics
  • Copper foil profiles
  • Resin contents
  • Dk and Df values
  • Test methods
  • Processing characteristics

This distinction matters during procurement. A PCB drawing that simply states “M9 material” still leaves too many variables open for accurate stackup design, loss modeling, purchasing, and fabrication.

The correct starting point is the CCL manufacturer and exact material part number, followed by its tested electrical properties, copper construction, glass style, and approved alternatives.

Exploded M8-class and M9-class CCL layer structures with copper foil resin and glass fabric

M8 vs M9 CCL: What Are the Main Differences?

M8-class CCL is already an ultra-low-loss material system for high-speed computing and networking, while M9-class development pushes dielectric loss, conductor loss, dimensional stability, and multilayer process control further for longer and faster channels.

Because M8 and M9 are not universal IPC grades, the most useful comparison combines the general performance direction with published material examples. Panasonic MEGTRON 8 provides a documented M8-class reference, while Doosan DS-7409DYQ illustrates the direction of next-generation material development for 1600G networking and AI accelerators.

Comparison M8-Class CCL M9-Class / Next-Generation CCL
Typical platform target 800G switches, current AI servers, high-speed networking 1.6T switches, next-generation AI accelerators, longer ultra-high-speed channels
Published material example Panasonic MEGTRON 8 R-579Y(U) / R-579Y(N) Doosan DS-7409DYQ
Published application positioning High-speed networking; supports 800GbE Super ultra-low loss for 1600G and AI accelerators
Dk example 3.08 / 3.13 @ 14 GHz 2.50 @ 10 GHz
Df example 0.0012 / 0.0016 @ 14 GHz 0.0006 @ 10 GHz
Tg, DMA 220°C 220°C
Td, 5% weight loss 370°C 380°C
T288 >120 min 120 min
X/Y-axis CTE 17–20 ppm/°C 6 ppm/°C
Z-axis CTE below Tg, α1 50 ppm/°C 25 ppm/°C
Z-axis CTE above Tg, α2 270 ppm/°C 150 ppm/°C
Thermal conductivity Depends on exact construction 0.4–0.5 W/m·K
Water absorption 0.06% 0.06%
Published copper example H-VLP3, 1 oz HVLP3, 1 oz
Published peel strength 0.7 kN/m 0.5 kgf/cm (~0.49 kN/m)
Resin / dielectric direction Mature ultra-low-loss system Further optimized extremely low-loss system
Glass direction Low-Dk / ultra-low-Df glass options Greater emphasis on very-low-loss and dimensionally stable glass construction
Copper requirement Low-profile copper already important Copper roughness becomes more critical as dielectric loss falls
Manufacturing window Relatively mature for experienced high-speed PCB fabs Tighter lamination, registration, copper-interface, thickness, and reliability control
Supply maturity More mature and broadly qualified Fewer qualified material and stackup combinations
Cost direction High Generally higher
Best selection basis Meets channel loss with sufficient engineering margin Consider when M8 no longer provides enough channel-loss or qualification margin

These values show the direction of material development, but they should not be treated as a direct M8-to-M9 percentage comparison. The Panasonic and Doosan data use different frequencies, material constructions, and potentially different measurement conditions. For an actual PCB design, engineers should compare qualified laminate part numbers using the same Dk/Df test method, frequency, glass style, resin content, and copper profile.

M8 vs M9 CCL performance comparison for AI server PCB materials

Why Are AI Server PCBs Moving from M8 Toward M9?

The main reason is that the available channel-loss budget is becoming tighter as data rates increase and signal channels become more difficult.

Several trends are happening at the same time:

  • 112G-class channels are moving toward 224G-class signaling.
  • 800G network architectures are moving toward 1.6T.
  • AI server boards are using more complex multilayer stackups.
  • Long SerDes channels may pass through more vias and connectors.
  • Phase consistency and impedance control are becoming more demanding.

Higher data rate does not automatically mean M9 is mandatory. A short 224G-class channel with limited via transitions and carefully controlled copper roughness may have a very different loss budget from a long midplane or switch-board channel.

The decision therefore depends on the entire transmission path, including routing length, connector loss, via structure, copper profile, stackup, and any retimers in the architecture.

AI server PCB transition from 112G to 224G and 800G to 1.6T with tighter loss budget

How Do M8 and M9 Differ in Dk, Df and Transmission Loss?

Df is usually the first specification engineers compare because it directly influences dielectric loss, but Dk and the test conditions behind both values also matter.

Public material data show the general direction clearly. MEGTRON 8 publishes Dk values around 3.08/3.13 and Df values around 0.0012/0.0016 at 14 GHz, while DS-7409DYQ publishes Dk 2.50 and Df 0.0006 at 10 GHz.

Df mainly affects dielectric loss. As trace length and frequency increase, a lower Df can reduce the amount of signal energy lost in the dielectric.

Dk affects impedance, propagation velocity, and trace geometry. A lower Dk can help some high-speed designs, but the lowest nominal Dk is not automatically the best choice. Stability across frequency, temperature, glass construction, and production lots can be just as important.

For real channel modeling, engineers should use material data measured under conditions that match the qualified stackup as closely as possible rather than comparing datasheet numbers from unrelated test methods.

Why Is M9 a Material-System Upgrade Rather Than Just a Lower-Df Resin?

M9-class development is better understood as a system-level material optimization. Reducing resin Df alone does not guarantee sufficiently low PCB channel loss.

Resin System

The resin must reduce dielectric loss while still supporting multilayer PCB manufacturing. Engineers also need to consider resin flow, thermal reliability, adhesion, dimensional behavior, and CAF resistance.

A resin that looks excellent electrically but creates an unstable lamination process does not solve the complete PCB problem.

Glass Fabric

Glass fabric contributes to effective Dk, Df, dimensional stability, and fiber-weave behavior. Advanced low-loss glass constructions can help reduce dielectric loss and limit local variations that contribute to skew and phase mismatch.

Glass style also affects pressed dielectric thickness and manufacturing behavior, so it should be defined at stackup level rather than treated as an invisible material detail.

Copper Foil

Once dielectric loss is reduced, conductor loss becomes a larger part of the total channel budget. Smoother copper becomes increasingly valuable because surface roughness increases conductor loss at high frequency.

This is why many M9-class designs place greater emphasis on very-low-profile copper in addition to lower-loss resin and glass. Our existing HVLP Copper Foil for AI Server PCBs guide explains this conductor-loss mechanism in more detail.

M9 material system upgrade showing low-loss resin advanced glass fabric smooth copper foil and multilayer PCB

How Much Does Copper Roughness Matter in M8 and M9 PCBs?

Copper roughness can determine how much of the theoretical low-loss advantage of a laminate remains after PCB fabrication.

At high frequency, current concentrates near the conductor surface because of the skin effect. If that surface is rough, the effective current path becomes more complex, increasing conductor loss.

This means a lower-Df resin can still deliver disappointing channel performance if the signal layer uses an unsuitable copper surface.

For M8 and M9 projects, engineers should evaluate:

  • Copper foil type
  • Roughness data such as Rz or Rq
  • Treatment side
  • Foil thickness
  • Inner-layer surface treatment
  • Final insertion-loss performance

The incoming copper foil grade is only one part of the story. PCB processing can also change the effective copper-dielectric interface, so overly aggressive inner-layer treatment can reduce the benefit of starting with smoother foil.

M9 does not automatically mean HVLP5. Published next-generation low-loss material data can still include HVLP3 copper constructions, which is why the M9 label alone should never be translated into a mandatory copper grade.

Smooth copper versus rough copper showing lower and higher conductor loss in high-speed PCB traces

When Is M8 CCL Still Enough for an AI Server PCB?

M8 remains a strong choice when the complete channel meets the required electrical targets with sufficient engineering margin.

Typical situations include:

  • High-speed channels are relatively short.
  • Via transitions are limited.
  • Connector loss is manageable.
  • Simulation shows acceptable insertion loss.
  • Existing M8 materials are already customer-qualified.
  • Production experience with the stackup is mature.
  • Supply availability and lead time are important.
  • Only some signal layers carry the most demanding SerDes channels.

An M8 stackup may therefore remain entirely appropriate even in an advanced AI server platform.

If an M8-based design already meets insertion-loss, impedance, and reliability requirements with sufficient margin, moving to M9 may increase cost without producing a measurable system-level benefit.

This is especially important for boards where only a small portion of the routing approaches the channel-loss limit.

When Should Engineers Consider M9 CCL?

M9 becomes more relevant when the M8 design begins to consume too much of the available channel-loss margin.

Typical triggers include:

  • Long 224G-class SerDes channels
  • 1.6T switching architectures
  • High-loss midplane or backplane routes
  • Multiple via transitions
  • Very dense high-speed routing
  • M8 simulation results close to the insertion-loss limit
  • Customer-specified or platform-qualified M9 materials
  • Architectures trying to preserve margin without adding additional retimers

The decision should still be based on the actual channel model. A short trace on a high-layer-count PCB may have less need for M9 than a long route on a lower-layer board.

The trigger for M9 should be the channel-loss budget and platform-qualification requirement, not the PCB layer count alone.

Does a 52-Layer or Higher-Layer PCB Automatically Require M9?

No. A 52-layer or higher-layer PCB does not automatically require M9 material on every layer.

A high-layer-count AI server PCB may contain:

  • Critical high-speed SerDes signal layers
  • Lower-speed control signals
  • Clock or management interfaces
  • Power planes
  • Ground planes
  • Auxiliary signal layers

Only some of these layers may be sensitive enough to justify the most aggressive low-loss construction.

In some designs, engineers may consider a hybrid material strategy in which the most demanding signal regions use a higher-performance material system while other layers follow a different qualified construction. Whether this is practical depends on lamination compatibility, reliability, stackup design, and the fabricator’s process capability.

Layer count therefore tells you how difficult the board may be to manufacture, but it does not by itself define the required loss class.

What PCB Manufacturing Challenges Increase with M9-Class CCL?

M9-class materials can narrow the PCB manufacturing window because the electrical advantage must be maintained through lamination, drilling, plating, and inner-layer processing.

Important manufacturing challenges include:

  • Multilayer lamination control
  • Resin-flow consistency
  • Pressed dielectric thickness
  • Layer-to-layer registration
  • Copper adhesion
  • Inner-layer surface treatment
  • Mechanical drilling quality
  • Plated-through-hole reliability
  • Controlled impedance
  • Insertion-loss verification
  • Material-lot control

Extremely smooth copper needs enough adhesion without introducing excessive surface roughness during inner-layer treatment. This creates a direct trade-off between electrical performance and process robustness.

Advanced glass constructions can also change drilling behavior. Where a qualified M9 construction uses harder low-loss glass, tool wear, hole-wall quality, and drilling parameters may require tighter control.

Before quoting an M9 PCB, the fabricator should review the exact laminate system, stackup, copper foil, glass style, finished thickness, via structure, impedance requirements, and customer qualification rules.

How Should Engineers Choose Between M8 and M9 for a Real PCB Stackup?

The most reliable selection method is to start with the channel requirement and work backward to the material system.

  1. Define the signaling rate and channel topology. Identify connectors, vias, trace lengths, and any retimers.
  2. Build the insertion-loss budget. Determine how much loss the PCB portion of the channel can consume.
  3. Identify the longest and most critical channels. Do not optimize every route based on the worst case unless necessary.
  4. Simulate an M8 stackup using realistic copper roughness. Nominal Df alone is not enough.
  5. Compare the remaining margin with an M9 alternative. Evaluate whether the improvement is electrically meaningful.
  6. Confirm the stackup with the PCB fabricator. Check actual cores, prepregs, glass styles, copper foils, thickness tolerances, and material availability.

The fabricator should be involved before the stackup is frozen. A theoretically ideal dielectric thickness or glass style may not be the construction the factory can source and process consistently.

This step becomes more important as layer count increases because small dielectric-thickness and registration changes can affect impedance, board thickness, and production yield across many lamination interfaces.

What Should Buyers Include in an M8 or M9 PCB RFQ?

An RFQ should define the material system and electrical target clearly enough that the PCB manufacturer does not have to guess what “M8” or “M9” means.

RFQ Item Why It Matters
CCL manufacturer and exact part number Avoids ambiguous M8/M9 descriptions
Approved alternative materials Supports supply continuity
Dk/Df and test frequency/method Makes electrical data comparable
Copper foil type and roughness Controls conductor-loss assumptions
Glass style Affects loss, skew, thickness, and processing
Resin content Influences pressed dielectric behavior
Layer count Defines stackup complexity
Finished board thickness Sets lamination target
Impedance table Defines trace geometry requirements
Insertion-loss target Establishes electrical acceptance criteria
Coupon / S-parameter requirement Defines production verification
Customer-approved material list Controls qualification compliance

For a high-speed AI server project, the RFQ should also state the via structure and identify the most critical high-speed layers whenever possible.

Writing only “M9 material, 52 layers” is not enough for a reliable technical quotation because two suppliers may interpret that requirement using very different laminate, copper, and glass constructions.

M8 and M9 PCB RFQ checklist including exact material Dk Df copper foil glass style stackup impedance and insertion loss

FAQ About M8 and M9 CCL

1. Is M9 CCL always better than M8 CCL?
No. M9 CCL generally targets lower transmission loss, while M8 CCL remains suitable when it meets the channel budget with sufficient margin.

2. Can M8 CCL support 224G-class signals?
Potentially, yes. The result depends on trace length, copper roughness, via count, connectors, routing topology, and the complete insertion-loss budget rather than the M8 label alone.

3. Does every M9 CCL use Q-glass?
No. The search phrase M9 CCL Q glass describes one material direction, but the exact glass fabric must be checked in the qualified laminate construction.

4. Does M9 CCL require HVLP5 copper foil?
No. The required copper profile depends on the qualified material system, channel-loss target, signal layer, and customer approval.

5. Does a 52-layer PCB need M9 on every layer?
No. Material selection should follow the electrical role of each layer and the loss requirements of the critical channels rather than total layer count alone.

6. What information is needed to quote an M9 PCB?
Provide the exact laminate, approved alternatives, stackup, copper foil, glass style, finished thickness, impedance requirements, insertion-loss target, via structure, quantity, and qualification requirements.

Selecting between M8 and M9 requires more than comparing nominal Dk and Df values. Channel length, copper profile, glass construction, stackup, via structure, manufacturing capability, and customer qualification requirements should be evaluated as one system.

For an AI server or high-speed network PCB review, send your Gerber files, stackup, target material, impedance table, insertion-loss requirements, finished board thickness, via structure, and expected quantity to sales@bestpcbs.com.

Tags: , , , ,
Posted in AI PCB, best pcb, PCB Design, PCB Technology | No Comments »

PCB Cards: Types, Card Edge Design, Assembly & Manufacturing Guide

September 18th, 2026

The term PCB cards appears frequently in electronics, but it does not describe one standardized type of printed circuit board. An engineer may use the term for a plug-in communication card, a bare circuit card, an assembled controller board, or even an NFC business card.

For PCB manufacturers, that ambiguity matters. Before fabrication or assembly begins, the actual card function, mechanical interface, component state, stackup, connector requirements, and testing scope must be defined. This guide explains the common meanings of PCB cards and the design and manufacturing details that make card-type PCBs different.

PCB cards including a card-edge board, assembled controller card, NFC PCB card, and diagnostic test card

Key Takeaways

  • A PCB card is an informal term for a printed circuit board used as an electronic card or module. Depending on context, it may mean a bare PCB, an assembled circuit card, or a plug-in board.
  • PCB cards include controller cards, PCIe-style cards, communication cards, card-edge modules, diagnostic cards, NFC cards, and PCB business cards.
  • PCB card, circuit card, PCBA, and circuit card assembly are related terms but should not automatically be treated as identical.
  • Plug-in PCB cards often use gold fingers along the board edge to mate directly with a socket or card-edge connector.
  • Gold-finger design depends on connector pitch, PCB thickness, plating, bevel, mechanical tolerance, insertion cycles, and the manufacturer’s fabrication process.
  • A PCB being called a “card” does not define its laminate. Standard FR-4, high-Tg FR-4, and low-loss materials can all be used depending on the application.
  • Manufacturing files should clearly specify the board outline, connector interface, gold fingers, stackup, impedance, assembly data, and testing requirements.

What Is a PCB Card?

A PCB card is a printed circuit board used as a functional electronic card or module. Depending on the industry and project documentation, it can refer to either a bare printed circuit board or a populated assembly.

The word “card” is especially common when the board is designed to:

  • Plug into another PCB or backplane
  • Fit into a defined slot or chassis
  • Act as a replaceable functional module
  • Use edge contacts as an electrical interface
  • Carry a specific control, communication, storage, or test function

Typical examples include network interface cards, industrial I/O cards, motor-control cards, PCIe expansion cards, communication modules, and diagnostic cards.

The important point is that “PCB card” does not automatically tell a manufacturer whether components are assembled. That information must come from the BOM, assembly drawing, pick-and-place data, and purchasing specification.

What Are the Main Types of PCB Cards?

PCB cards can be grouped by their mechanical interface, assembly state, and intended function.

PCB Card Type Typical Example Main Characteristic
Bare circuit card Unassembled controller PCB PCB fabrication only
Assembled circuit card Industrial control module Components already mounted
Plug-in PCB card PCIe or communication card Inserts into a socket or backplane
Card-edge PCB Memory or interface module PCB edge acts as connector
Test card Diagnostic or interface board Used for test and verification
NFC PCB card Smart identification card PCB antenna and NFC IC
PCB business card Promotional electronic card PCB used as functional branding item

The same card can fit more than one category. For example, a communication board can be both an assembled circuit card and a card-edge PCB.

For manufacturing, the functional label is less important than the actual requirements: stackup, board dimensions, copper thickness, connector geometry, surface finish, components, and test criteria.

Main types of PCB cards including bare circuit card assembled card card-edge module test card and NFC PCB card

PCB Card vs PCB vs PCBA vs Circuit Card Assembly

These terms overlap, but they describe different things in manufacturing documentation.

Term Most Common Meaning
PCB Printed circuit board; may refer to a bare board or the general technology
PCB card Informal term for a board used as an electronic card/module
Circuit card Often another name for a PCB or functional electronic card
PCBA Printed circuit board assembly with components installed
CCA Circuit card assembly; populated functional card
Plug-in card PCB module designed to insert into another system
Card-edge PCB PCB with plated edge contacts that mate directly with a connector

A bare PCB card has copper circuitry, holes, pads, solder mask, and surface finish but no electronic components. Once components are assembled, it becomes a PCBA or circuit card assembly.

In procurement documents, engineers should therefore avoid relying only on the words “PCB card” or “circuit card.” Specify whether the requirement covers bare-board fabrication, component assembly, programming, functional testing, or a complete tested module.

For a broader terminology comparison, see our guide to Circuit Card vs Circuit Board.

PCB card versus PCB versus PCBA versus CCA terminology comparison

How Does a Plug-In PCB Card Work?

A plug-in PCB card is designed as a removable electronic module that connects electrically and mechanically to another board, backplane, or system socket.

A typical connection path is:

PCB card → edge contacts or connector → motherboard/backplane → system power and signals

The card may carry:

  • Processor or FPGA circuitry
  • Network interface
  • Storage interface
  • Industrial I/O
  • Motor control
  • Power conversion
  • Data acquisition
  • Test electronics

Unlike a permanently wired PCB, a plug-in card must also satisfy mechanical requirements such as insertion alignment, connector retention, board thickness, chassis position, and repeated mating.

High-speed cards add another layer of complexity because the connector interface becomes part of the signal channel. Differential-pair geometry, breakout routing, via stubs, reference-plane continuity, and connector insertion loss may all affect performance.

This is why plug-in PCB cards should be treated as both an electrical design and a mechanical interface.

Plug-in PCB card showing gold fingers mating with a card-edge connector for power and signals

What Is a PCB Card-Edge Connector?

A PCB card-edge connector uses plated contacts along the edge of the PCB itself as one half of the connector interface.

The PCB slides into a matching socket, and spring contacts inside the connector press against the plated pads—commonly called gold fingers.

A card-edge interface may include:

  • Single-sided or double-sided contacts
  • Different contact pitches
  • Power and signal contacts
  • Ground contacts
  • Staggered contact lengths
  • Keying slots
  • Beveled insertion edges
  • Controlled PCB thickness

This construction removes the need for a separate board-mounted connector on the card itself, which can save space and reduce component count.

However, the PCB edge becomes a precision mechanical feature. Board thickness, routing profile, bevel, plating, pad position, and connector tolerance all need to match the mating connector drawing.

For high-speed interfaces, the card edge also becomes part of the controlled-impedance signal path.

What Design Rules Matter for PCB Card Gold Fingers?

Gold fingers must provide low contact resistance, corrosion resistance, and sufficient wear resistance for the expected mating cycles.

The main design items include:

  • Contact pitch
  • Finger width and length
  • PCB thickness
  • Nickel and gold plating requirements
  • Solder-mask clearance
  • Copper-to-edge spacing
  • Bevel angle and depth
  • Keying position
  • Connector insertion depth
  • Required mating-cycle life

Hard gold is commonly preferred for repeated-mating card-edge contacts because it offers better wear resistance than standard solderable surface finishes. The exact gold thickness should follow the connector life, customer specification, and fabrication capability rather than a universal value.

The leading edge may also require a bevel to reduce insertion force and prevent the connector contacts from being damaged. Bevel geometry is determined by the card thickness and mating connector; common designs may use an angled edge in roughly the 30°–45° range, but the connector drawing should control the final specification.

Gold fingers should also be kept free of solder mask, silkscreen, solder paste, surface contamination, and routing damage. For high-current card contacts, power fingers may need wider copper geometry than ordinary signal contacts.

PCB card gold finger design showing hard gold pitch bevel edge and board thickness

What PCB Materials and Stackups Are Used for Card-Type Boards?

“PCB card” describes the board’s role, not its laminate type. The correct material depends on electrical performance, mechanical strength, thermal environment, and product qualification requirements.

Application Common Material Direction
General controller card Standard FR-4
Industrial card High-Tg FR-4
High-speed communication card Low-loss / high-speed laminate
High-current power card Heavier copper or thicker copper planes
Flexible interface card FPC
Compact 3D module Rigid-flex PCB

A simple industrial I/O card may use a conventional multilayer FR-4 construction, while a PCIe or high-speed networking card may require lower Dk/Df materials, controlled impedance, tighter dielectric tolerances, and insertion-loss verification.

Mechanical requirements also matter. Card-edge connectors are often designed for a specific finished board thickness, so the PCB stackup must meet both electrical and connector-fit requirements.

For high-speed cards, stackup decisions should also consider differential impedance, reference-plane continuity, trace-to-plane spacing, copper roughness, glass weave, via structure, and insertion-loss budget.

The material should therefore be selected from the interface and channel requirements rather than from the word “card.”

What Are PCB Test Cards Used For?

A PCB test card is a board designed to support electrical testing, diagnostics, qualification, or connection between a device under test and test equipment.

Depending on the project, the term may describe:

  • Diagnostic card
  • Interface card
  • Fixture interface PCB
  • Production test board
  • Burn-in card
  • Signal breakout card
  • Calibration board

For example, a test card can connect production equipment to a DUT through pogo pins, edge connectors, sockets, or cable interfaces.

Some test cards carry active circuits for signal conditioning or measurement, while others mainly route signals between test equipment and the product.

Because PCB test card is not one standardized construction, an RFQ should define the actual application. Useful information includes DUT interface, test voltage/current, signal frequency, connector type, insertion cycle requirements, expected test volume, controlled-impedance requirements, and functional test procedure.

This prevents a manufacturing supplier from treating a demanding high-cycle test card like an ordinary low-volume PCB.

What Are NFC PCB Cards and PCB Business Cards?

NFC PCB cards are thin printed circuit boards that integrate an NFC antenna, NFC IC, and sometimes LEDs, sensors, QR codes, or other electronics.

Most NFC systems operate at 13.56 MHz. A typical NFC PCB card may include:

  • PCB loop antenna
  • NFC IC
  • Matching or tuning components
  • Memory
  • LED indicator
  • QR code or printed information

PCB business cards often use dimensions close to the ISO ID-1 credit-card format, approximately 85.60 × 53.98 mm, although custom sizes are also common.

A PCB business card does not have to include NFC. It may instead use a QR code, LED circuit, USB interface, small development circuit, measurement reference, functional tool, or decorative copper artwork.

For an NFC version, antenna geometry is critical. Trace width, spacing, number of turns, board thickness, copper environment, nearby ground planes, and metal objects can change antenna inductance and resonance.

The electrical tuning should therefore be verified on the final PCB construction rather than assumed from the CAD geometry alone.

NFC PCB card and PCB business card showing antenna coil NFC IC and 13.56 MHz operation

How Are PCB Cards Manufactured and Assembled?

PCB card manufacturing follows the standard PCB production flow, with additional attention to edge geometry and connector interfaces where required.

A typical process is:

Gerber / ODB++ review → PCB fabrication → profile routing → surface finish → gold-finger processing → electrical test → SMT → THT → inspection → functional test

For a card-edge PCB, fabrication may require extra controls for:

  • Gold-finger plating
  • Edge bevel
  • Connector key slots
  • Board thickness
  • Finger position
  • Profile tolerance
  • Contact-edge quality

During PCBA, the production flow can include solder paste printing, SPI, SMT placement, reflow soldering, AOI, THT insertion, wave or selective soldering, X-ray where required, programming, and functional testing.

The card connector area should be protected during assembly so that solder, flux, scratches, or handling contamination do not degrade the contact surface. Dimensional inspection is also more important than on a PCB that never mates with a precision slot.

PCB card manufacturing and testing flow from Gerber design to fabrication gold fingers SMT AOI and functional test

How Should PCB Cards Be Inspected and Tested?

The test plan should match the PCB card’s function rather than automatically applying every available inspection method.

For bare PCB cards, common checks include:

  • Electrical continuity/isolation test
  • Board dimensions
  • Finished thickness
  • Hole and slot dimensions
  • Gold-finger geometry
  • Surface finish
  • Controlled impedance where required

For assembled cards, additional inspection can include SPI, AOI, X-ray, ICT, flying-probe test, functional test, and firmware programming.

Card-edge modules may also require contact continuity, connector fit, insertion/removal inspection, finger plating verification, and mechanical gauge checks.

High-speed cards may require TDR, impedance coupon testing, insertion loss, S-parameters, eye-diagram testing, or system-level validation. Not every PCB card needs these tests; the acceptance plan should follow the interface, signal rate, reliability target, and customer specification.

What Files Are Needed to Quote a Custom PCB Card?

A complete RFQ should define both the PCB and the card interface.

File / Requirement Purpose
Gerber or ODB++ Defines PCB fabrication data
Stackup Defines layer and dielectric structure
Board outline Controls card dimensions
Mechanical drawing Defines slots, cutouts and tolerances
Connector drawing Confirms mating interface
Gold-finger specification Defines plating and bevel requirements
BOM Defines assembly components
Pick-and-place file Provides SMT coordinates
Assembly drawing Confirms component orientation
Impedance table Defines controlled-impedance requirements
Test specification Defines acceptance and functional testing
Quantity Supports material and process planning

If a card-edge connector is used, also specify finished PCB thickness, finger pitch, hard-gold requirement, bevel requirement, insertion-cycle requirement, and keying dimensions.

For high-speed PCB cards, include the target stackup, differential impedances, critical interfaces, and any insertion-loss requirement.

The more clearly the interface is defined, the less risk there is that a board can pass electrical fabrication checks but fail to fit or function correctly in the final system.

FAQ About PCB Cards

1. What is a PCB card?
The search query what is PCB card usually refers to a printed circuit board used as a functional electronic card or module. It may be bare, assembled, or designed as a plug-in module.

2. Is a PCB card the same as a circuit card?
Often, but not always. Both terms can describe a printed circuit board, while the exact meaning depends on the industry and project documentation.

3. Is a PCB card the same as a PCBA?
Not necessarily. A PCBA specifically contains assembled components, while “PCB card” can also refer to a bare card-type PCB.

4. Why do PCB cards use gold fingers?
Gold fingers provide durable, corrosion-resistant electrical contacts between the PCB card and a card-edge connector.

5. Can a PCB card include NFC?
Yes. An NFC PCB card can integrate a 13.56 MHz antenna and NFC IC, along with memory, LEDs, or other functions.

6. What should I send a PCB manufacturer for a custom card quote?
Provide Gerber or ODB++, stackup, mechanical drawing, connector and gold-finger specifications, BOM, pick-and-place data, assembly drawing, impedance requirements, test requirements, and order quantity.

PCB cards range from simple controller boards to high-speed plug-in modules, so the word “card” alone is not enough to define a manufacturing requirement. Mechanical interface, assembly scope, connector geometry, stackup, surface finish, and test criteria should be specified together.

For a custom PCB card or circuit card assembly project, send your Gerber files, stackup, mechanical drawings, BOM, pick-and-place files, gold-finger requirements, and test specifications to sales@bestpcbs.com for DFM and manufacturing review.

Tags: , , , ,
Posted in best pcb, PCB Assembly / PCBA, PCB Design, PCB Technology | No Comments »

PCB Bow & Twist: IPC Limits, Measurement & Calculation Guide

September 18th, 2026

PCB bow and twist are forms of PCB warpage that can affect solder paste printing, component coplanarity, connector fit, automated handling, and final mechanical assembly. The percentage may look small, but on a large or thin PCB, even a fraction of one percent can produce several millimeters of displacement.

For engineers and buyers, the practical questions are therefore not only “Is the board warped?” but how the deformation is classified, how it is measured, which IPC requirement applies, and whether the board meets the agreed flatness specification.

PCB Bow and Twist measurement on a precision surface plate

Key Takeaways

  • PCB bow is a curved deformation, while PCB twist is a diagonal deformation that lifts one corner out of the plane formed by the other three corners.
  • IPC-6012F specifies a default maximum bow and twist of 0.75% for printed boards using surface-mount components and 1.5% for other printed boards, unless procurement documentation specifies otherwise.
  • IPC-TM-650 2.4.22 is the key test method for determining bow and twist percentage on rigid printed boards, rigid portions of rigid-flex boards, and multiple-board panels.
  • For bow, the measured gap is divided by the corresponding board length or width. For production-method twist, the lifted-corner gap is divided by twice the board diagonal.
  • A 200 × 300 mm SMT PCB with a 0.75% limit allows 1.50 mm bow across the 200 mm direction, 2.25 mm across the 300 mm direction, and approximately 5.41 mm raised-corner gap for the IPC production twist method.
  • Asymmetric stackups, uneven copper distribution, material construction, lamination conditions, and later thermal or mechanical stress can all contribute to PCB warpage.
  • The IPC 0.75% value is an acceptance limit, not necessarily the optimum flatness target for every assembly.

What Are PCB Bow and Twist?

PCB bow and twist are two different forms of deviation from flatness. PCB bow is roughly cylindrical or spherical curvature in which the four corners of a rectangular board remain in one plane, while twist occurs along a diagonal so that one corner lies outside the plane formed by the other three.

Characteristic PCB Bow PCB Twist
Typical shape Arc, hump, or shallow dome Propeller-like diagonal distortion
Corner condition Four corners can remain coplanar One corner lifts relative to the other three
Main measurement reference Board length and width Board diagonal
Production measurement Maximum gap along an edge direction Raised-corner gap

A board can also show a combination of bow and twist. In that case, simply measuring the highest point from a tabletop does not necessarily produce the correct IPC percentage.

The test setup and calculation method need to match the type of deformation being evaluated.

PCB bow compared with PCB twist deformation

What Is the IPC Standard for PCB Bow and Twist?

IPC-6012F specifies that, unless otherwise stated in the procurement documentation, finished rigid printed boards designed in accordance with IPC-2221 have a maximum bow and twist of 0.75% when surface-mount components are used and 1.5% for other printed boards.

Board Application Default IPC-6012F Maximum
Printed board using surface-mount components 0.75%
Other printed boards 1.50%

These percentages are default acceptance requirements, not universal design targets. A customer drawing, procurement specification, or product-specific requirement can call for tighter flatness.

Finished boards are also assessed in their delivered form. If boards are supplied in pallet arrays for assembly, the bow and twist requirement for the array may be agreed separately between the user and supplier.

IPC-TM-650 2.4.22 vs 2.4.22.1: What Is the Difference?

IPC-TM-650 2.4.22 and 2.4.22.1 sound nearly identical, but they report flatness differently.

Test Method Main Purpose Result
IPC-TM-650 2.4.22C Bow and twist of rigid boards, rigid portions of rigid-flex, and multiple-board panels Percentage
IPC-TM-650 2.4.22.1C Maximum vertical displacement of panels, finished rigid boards, and rigid portions of rigid-flex Displacement in mm/in

Method 2.4.22 includes production Go/No-Go procedures for bow and twist, plus a more precise referee procedure for twist. It uses a precision surface plate, feeler or pin gauges, measuring devices, and, for the referee method, additional support and dial-indicator equipment.

Method 2.4.22.1 instead records the maximum vertical displacement of an unrestrained specimen. Its scope applies to laminates at least 0.5 mm [0.020 in] thick and can also be used after etching or thermal stress when agreed between user and supplier.

These methods should therefore not be treated as interchangeable calculations.

How Do You Measure PCB Bow?

PCB bow is measured by placing the board on a precision flat surface with the convex side facing upward and measuring the gap created by the curvature. A bow and twist PCB check should classify the deformation before selecting the measurement method.

For the IPC-TM-650 2.4.22 production method:

  1. Measure the board length L and width W.
  2. Place the board on a precision surface plate, convex side upward.
  3. For the edge being checked, apply enough pressure at both corners of that edge to bring them into contact with the datum surface.
  4. Insert a feeler or pin gauge between the PCB and surface plate.
  5. Determine the largest gauge that fits for the length and width directions.
  6. Record these measurements as RL and RW.
  7. Calculate bow percentage separately for length and width.

IPC calculates bow in the corresponding board direction. The denominator is not automatically the PCB diagonal.

This distinction matters because using the diagonal would produce a lower calculated percentage and could incorrectly classify an out-of-tolerance board as acceptable.

PCB bow measurement using a precision surface plate and feeler gauge with length width and gap dimensions

How Do You Measure PCB Twist?

For production testing, PCB twist is measured by placing three corners of the board against a flat datum surface and measuring the gap beneath the remaining lifted corner.

The IPC-TM-650 2.4.22 procedure is:

  1. Measure the board diagonal and record it as D.
  2. Place the PCB on the surface plate.
  3. Position it so that three corners contact the surface.
  4. If necessary, restrain only one corner to establish three-point contact.
  5. Insert a feeler or pin gauge under the remaining lifted corner.
  6. Find the largest gauge that fits without lifting the other three corners.
  7. Record that gap as R.
  8. Calculate the twist percentage.

The production formula contains a factor of two because constraining one corner against the surface plate approximately doubles the observed vertical twist deflection.

If three corners cannot be brought into contact by restraining only one corner, the referee method should be used instead of forcing the production procedure.

PCB twist measurement showing board diagonal D and raised corner gap R on a precision surface plate

What Is the PCB Bow and Twist Formula?

IPC-TM-650 2.4.22 uses different formulas for bow and production-method twist. A PCB bow and twist calculator must use the correct board direction or diagonal for the deformation being measured.

Bow in the length direction:

BowL (%) = (RL / L) × 100

Bow in the width direction:

BowW (%) = (RW / W) × 100

Where:

  • RL = maximum measured gap in the length direction
  • RW = maximum measured gap in the width direction
  • L = PCB length
  • W = PCB width

Twist — production method:

Twist (%) = (R / (2 × D)) × 100

Where:

  • R = maximum gap under the raised corner
  • D = PCB diagonal

The factor of two should not be removed when using this IPC production measurement method.

For a rectangular PCB, the diagonal is:

D = √(L² + W²)

How Do You Calculate PCB Bow and Twist?

Consider a 200 × 300 mm PCB that will use SMT components. Using the default IPC-6012F limit of 0.75%, the maximum allowable production-measurement gaps can be calculated before inspection.

The PCB bow and twist percentage must always be evaluated against the board dimensions and the agreed acceptance limit.

PCB dimensions

  • Width = 200 mm
  • Length = 300 mm
  • Bow/twist limit = 0.75%

First calculate the board diagonal:

D = √(200² + 300²) = 360.56 mm

The allowable gaps are:

Calculation Formula Maximum Gap
Bow across 200 mm direction 200 × 0.75% 1.50 mm
Bow across 300 mm direction 300 × 0.75% 2.25 mm
Twist production gap 2 × 360.56 × 0.75% 5.41 mm

Now assume the measured 300 mm-direction bow gap is 1.80 mm:

Bow = (1.80 / 300) × 100 = 0.60%

That result is below 0.75%.

If the measured lifted-corner gap for twist is 4.00 mm:

Twist = (4.00 / (2 × 360.56)) × 100 ≈ 0.55%

That result is also below 0.75%.

This example shows why a physical gap in millimeters cannot be judged by itself. The same displacement produces a different bow or twist percentage depending on board dimensions.

What Causes PCB Bow and Twist?

PCB bow and twist usually result from uneven internal stress rather than one isolated defect. The source can enter during design, material preparation, fabrication, or later thermal processing.

Evaluating bow and twist in PCB production starts with identifying where uneven stress entered the process.

PCB Design

Common design-related contributors include asymmetric stackups, unequal copper weights above and below the centerline, large differences in local copper density, large cutouts, and panel breakaway areas that do not reflect the copper distribution of the finished board.

Materials

Glass-fabric orientation, core and prepreg construction, CTE mismatch, mixed laminate systems, and moisture condition can affect dimensional stability.

PCB Manufacturing

Press conditions, incomplete cure, incorrect prepreg construction, uneven heating or cooling, solder-mask cure, and hot-air solder leveling can introduce or release stress.

Assembly and Handling

Mechanical loading, storage, reflow, fixtures, conveyor support, and asymmetric component mass can further change the board shape.

A useful way to think about these mechanisms is that some stress is built into the PCB during lamination, while other deformation is introduced later by handling or thermal processing.

Why Does Copper Distribution Affect PCB Warpage?

Copper and dielectric materials respond differently to temperature and processing stress, so an unbalanced copper pattern can create unequal forces through the PCB thickness.

The problem can occur in two ways:

  • Layer-to-layer imbalance: one side of the stack has heavier copper or larger plane areas than its mirrored layer.
  • Local imbalance: one region contains dense copper while another region contains very little copper.

During multilayer pressing, copper density also affects resin flow and local pressure. During later thermal cycles, different copper distributions can contribute to unequal expansion and stress.

A symmetrical stackup with similar copper weights and coverage on corresponding layers reduces this risk. Panel breakaway areas should also avoid extreme copper-density differences compared with the PCB itself.

Copper filling or thieving may help balance sparse areas, but it should still respect electrical clearance, impedance, creepage, and signal-integrity requirements.

PCB warpage comparison showing asymmetric stackup and uneven copper versus symmetric stackup and balanced copper

How Can PCB Bow and Twist Be Reduced Before Fabrication?

The most effective time to control PCB warpage is before the stackup and panel design are frozen.

Useful DFM checks include:

  • Keep the multilayer stackup symmetric around the centerline.
  • Use matching copper weights on mirrored layers where practical.
  • Balance copper coverage across opposing sides.
  • Review large copper-free or low-density regions.
  • Keep core and prepreg construction mechanically balanced.
  • Review glass orientation where material construction makes it relevant.
  • Consider board thickness relative to size and mechanical support.
  • Balance copper in panel rails and breakaway areas.
  • Review mixed-material stackups for CTE and lamination compatibility.
  • Define any tighter flatness requirement on the drawing before production.

For EBest Circuit projects, bow-and-twist risk can be reviewed during DFM together with stackup construction, copper distribution, panelization, material selection, and finished thickness.

How Is Bow and Twist Controlled During PCB Manufacturing?

Manufacturing control focuses on preventing uneven stress from being built into or released from the panel.

Important process controls include:

  • Laminate and prepreg storage
  • Glass direction and ply construction
  • Controlled lamination temperature and pressure
  • Resin-flow and cure control
  • Symmetrical panel construction
  • Copper plating balance
  • Solder-mask and legend curing
  • HASL or other high-temperature processing
  • Panel support during handling
  • Controlled cooling
  • Final flatness inspection

Lamination is particularly important because once intrinsic deformation is locked into the multilayer structure, later flattening may not provide a permanent correction.

Final inspection should be performed on the board in the required delivered form and against the applicable customer or IPC limit.

When Should a PCB Use a Tighter Flatness Limit Than IPC 0.75%?

A tighter requirement may be appropriate whenever the standard 0.75% bare-board limit does not provide enough mechanical or assembly margin.

Examples include boards with:

  • Large BGA or fine-pitch area-array packages
  • Long board-edge connectors
  • Press-fit connector fields
  • Tight card-guide or chassis interfaces
  • Thin, large-format PCBs
  • High-density SMT on both sides
  • Precision optical or sensor assemblies
  • Customer-defined coplanarity requirements

The correct tighter value depends on the product. It should not be assumed that every BGA board requires 0.5%, 0.3%, or another generic number.

IPC-6012F allows procurement documentation to specify requirements other than the default 0.75% or 1.5% limits.

For tight-flatness projects, the designer and PCB manufacturer should agree on the measurement method, delivery form, panel condition, temperature condition, and acceptance limit before fabrication.

Does IPC-TM-650 Bow and Twist Apply to an Assembled PCBA?

IPC-TM-650 2.4.22 is primarily a bare printed-board flatness test. Its scope covers individual rigid boards, rigid portions of rigid-flex boards, and multiple-board panels, but it does not address all special conditions of populated assemblies such as component weight, placement, edge supports, and connectors.

An assembled PCBA can behave differently because reflow temperature, component packages, heat sinks, connectors, fixtures, and solder joints all influence deformation.

For temperature-dependent board flatness, separate methods may be used to evaluate local board shape through a simulated reflow cycle. These do not replace room-temperature bow and twist inspection of the bare PCB.

Bare-board bow/twist and assembled-PCBA warpage should therefore be treated as related but different engineering problems.

FAQ About PCB Bow and Twist

1. What is the maximum PCB bow and twist allowed by IPC?
IPC-6012F specifies a default maximum of 0.75% for printed boards using surface-mount components and 1.5% for other printed boards, unless procurement documentation requires a different limit.

2. How is PCB bow percentage calculated?
PCB bow percentage is calculated from the maximum measured gap relative to the corresponding board length or width.

3. How is PCB twist percentage calculated?
PCB twist percentage is calculated from the raised-corner gap and the PCB diagonal using the IPC-TM-650 production method.

4. Is PCB bow the same as PCB twist?
No. Bow is a curved deformation in which the four corners can remain coplanar, while twist is a diagonal deformation that raises one corner relative to the other three.

5. What commonly causes excessive PCB warpage?
Asymmetric stackups, uneven copper distribution, material construction, lamination stress, incomplete cure, mechanical handling, and later thermal processes can all contribute.

6. Can a customer specify a tighter bow and twist limit?
Yes. A customer can define a tighter requirement in the procurement documentation, and that agreed requirement takes precedence over the general IPC default for the project.

PCB bow and twist should be controlled from stackup design through final inspection rather than treated only as an end-of-line flatness problem. Symmetry, copper balance, material construction, lamination, panel design, and thermal processing all influence the final result.

For PCB projects with tight flatness requirements, EBest Circuit can review the Gerber files, stackup, copper distribution, panelization, finished thickness, assembly requirements, and target bow/twist limit before production. Send the project data to sales@bestpcbs.com for DFM review.

Tags: , , , ,
Posted in best pcb, PCB Design, PCB Technology, Quality | Comments Closed

PMIC Power Management Integrated Circuit: Functions, Types & PCB Design Guide

September 18th, 2026

A PMIC, or Power Management Integrated Circuit, manages the different voltage rails required by processors, memory, communication devices, sensors, and other electronic circuits. Instead of building every rail from separate regulators and control ICs, a PMIC can combine several power functions into one coordinated device.

This approach is increasingly common in embedded systems, edge AI hardware, automotive electronics, IoT products, industrial equipment, and other boards with complex power trees. However, using a PMIC does not eliminate power-design work. Rail sequencing, current capacity, external components, PCB layout, thermal management, assembly, and testing still determine whether the final system operates reliably.

PMIC power management integrated circuit supplying CPU DDR I/O sensors and USB power rails

Key Takeaways

  • PMIC stands for Power Management Integrated Circuit, a chip that can generate, regulate, sequence, monitor, and protect multiple power rails in one electronic system.
  • A PMIC may integrate buck converters, boost converters, buck-boost converters, LDOs, battery charging, power-path control, sequencing, monitoring, and fault protection.
  • PMICs are especially useful when processors, FPGAs, DDR memory, sensors, and peripherals require multiple voltages with controlled startup and shutdown timing.
  • A PMIC is not the same as a single voltage regulator or DC-DC converter. It usually coordinates several power functions rather than controlling only one rail.
  • PMIC selection should consider input voltage, rail count, output current, efficiency, quiescent current, switching frequency, sequencing, digital interfaces, package, and thermal limits.
  • PCB layout strongly affects PMIC performance. High-current loops, switching nodes, inductors, feedback routing, decoupling, grounding, and thermal vias require careful placement.
  • Most PMICs still need external components such as inductors and capacitors, even when several regulators and control functions are integrated into one IC.

What Is a PMIC Power Management Integrated Circuit?

A PMIC, or Power Management Integrated Circuit, is an IC designed to generate, regulate, distribute, sequence, monitor, and protect the power rails used by an electronic system.

A simple product may need only one regulated voltage, but a modern processor-based PCB can require several rails such as:

  • 0.8–1.0 V processor core
  • 1.1 V memory
  • 1.8 V I/O
  • 3.3 V peripherals
  • 5 V USB or auxiliary circuits

Instead of using one independent regulator for every rail, a PMIC can combine several power converters and control functions in one package.

The term PMIC can also be used broadly by semiconductor distributors for many power-management IC categories. In practical embedded design, however, “a PMIC” usually refers to a more integrated device that manages several power domains or system-level power functions.

What Functions Can a PMIC Integrate?

A PMIC can combine several power-conversion and control blocks that would otherwise require multiple ICs and supporting components.

PMIC Function What It Does
Buck converter Steps voltage down efficiently
Boost converter Steps voltage up
Buck-boost converter Regulates when input may be above or below output
LDO Provides low-noise regulated voltage
Sequencer Controls rail startup and shutdown order
Battery charger Manages charging current and voltage
Power-path controller Selects or manages available power sources
Voltage supervisor Monitors rails and generates reset/fault signals
Load switch Connects or disconnects downstream loads
Protection circuit Handles overcurrent, overvoltage, undervoltage, or thermal faults

Not every PMIC includes all of these functions. A processor-oriented PMIC may focus on several buck converters, LDOs, sequencing, and monitoring, while a battery-powered device may place more emphasis on charging, power-path control, and low quiescent current.

This integration reduces the number of separate control ICs, but external inductors, capacitors, resistors, and sometimes MOSFETs may still be required.

PMIC functional blocks including buck boost buck-boost LDO charger power path supervisor and protection

How Does a PMIC Work in a Multi-Rail Power Tree?

A PMIC sits between the main power source and the different voltage domains required by the system.

A simplified power tree might look like:

12 V / 5 V / Battery Input → PMIC → 0.9 V CPU core / 1.1 V DDR memory / 1.8 V I/O / 3.3 V sensors and peripherals / 5 V USB or auxiliary load

Each rail can have different voltage, current, noise, and startup requirements. The PMIC coordinates these rails instead of treating them as independent power supplies.

A switching converter is normally used where efficiency matters, while an LDO may supply a lower-current rail that needs less noise. Some designs also allow rails to be reprogrammed through I²C, SPI, or stored configuration.

For processor and FPGA projects, EBest Circuit can review the power tree together with PMIC placement, external power components, current paths, and PCB stackup during DFM before fabrication.

PMIC multi-rail power tree showing 12 V input and CPU DDR I/O sensor and USB outputs

How Does PMIC Power Sequencing Work?

Power sequencing controls the order and timing in which voltage rails turn on and off.

Processors, FPGAs, DDR memory, and other complex ICs may require one rail to stabilize before another starts. Applying the wrong voltage first can cause excessive current, startup failure, latch-up, or undefined device behavior.

A simplified startup sequence might be:

Core rail → Memory rail → I/O rail → Peripheral rail

A PMIC may control this using:

  • Programmable delay times
  • Soft-start ramps
  • Power-good signals
  • Enable outputs
  • Voltage monitoring
  • Reset generation
  • Fault shutdown
  • Controlled reverse sequencing during power-down

Some PMICs use fixed factory sequencing, while others allow the sequence to be programmed through registers or nonvolatile configuration.

Power-down behavior matters as much as startup. Certain processors require rails to fall in a defined order so that I/O pins, memory, or analog sections are not left biased incorrectly during shutdown.

PMIC power sequencing timing diagram with core memory I/O peripheral rails soft start delay power good and shutdown

PMIC vs Voltage Regulator vs DC-DC Converter: What Is the Difference?

A voltage regulator or DC-DC converter normally focuses on one power-conversion function, while a PMIC can coordinate several power rails and supervisory functions.

Feature PMIC Voltage Regulator DC-DC Converter
Typical rail count Multiple Usually one Usually one
Voltage regulation Yes Yes Yes
Buck/boost conversion Often several Device dependent Main function
Sequencing Often Usually limited Usually limited
Monitoring Often integrated Basic or limited Basic or limited
Battery management Possible Rare Rare
Digital programming Often available Less common Device dependent
System-level control Strong Limited Limited

An LDO is a voltage regulator. A buck converter is a DC-DC regulator. Both may be part of a PMIC.

The distinction is therefore mainly about integration and system coordination, not whether the IC can regulate voltage.

A design with one 3.3 V rail may not need a PMIC at all. A processor board with six rails, sequencing, reset logic, fault monitoring, and low-power modes is a much stronger PMIC application.

PMIC vs Discrete Power Design: When Does Integration Make Sense?

A PMIC becomes more attractive as the number of power rails and coordination requirements increase.

PMIC advantages include:

  • Smaller PCB area
  • Fewer separate control ICs
  • Integrated sequencing
  • Central fault monitoring
  • Programmable rail control
  • Reduced system-level design complexity
  • Coordinated low-power modes

A discrete design can still be the better choice when:

  • Only one or two rails are needed
  • Rail requirements change frequently
  • Different regulator vendors must be second-sourced
  • Heat needs to be distributed across the PCB
  • One rail requires an unusual converter topology
  • Independent replacement or qualification matters

A PMIC can also create sourcing concentration because several rails depend on one component. If that device becomes unavailable, replacing it may require more redesign than replacing one discrete regulator.

The decision should therefore consider not only board area and BOM count, but also lifecycle, sourcing, thermal distribution, and firmware configuration.

Discrete power design compared with integrated PMIC design on PCB

Key Specifications When Selecting a PMIC

Selecting a PMIC starts with the complete power tree, not simply the number of output channels. Input conditions, rail voltage, peak current, transient response, efficiency, sequencing, thermal limits, and control interfaces should all be checked against the processor and system requirements.

The ranges can vary significantly between PMIC families. For example, TI’s TPS65219-Q1 accepts up to 5.5 V, integrates 3 buck converters and 4 LDOs, provides up to 3.5 A from its highest-current buck, and switches at up to about 2.3 MHz. ST’s STPMIC1L also accepts 2.8–5.5 V, provides two buck converters rated up to 2 A, and operates at 2 MHz.

Specification Check Item Typical PMIC Specifications
Input voltage range Normal input, tolerance, startup and transient conditions STPMIC1L: 2.8–5.5 V; TPS65219-Q1: up to 5.5 V
Output rail count Number of buck, boost and LDO rails required TPS65219-Q1: 3 buck + 4 LDO
Output voltage range CPU core, DDR, I/O and peripheral voltages TPS65219-Q1: 0.6–3.4 V; STPMIC1L BUCK1: 0.5–4.2 V depending on mode
Output current Continuous, peak and startup current on each rail TPS65219-Q1: 3.5 A + 2 A + 2 A buck capability
Voltage accuracy Processor/DDR rail tolerance over line, load and temperature STPMIC1L buck regulation: typically around the ±1% to ±1.5% class, depending on rail and condition
Efficiency Efficiency at real operating loads, not only peak value Modern buck stages commonly operate in the 80–90%+ range, depending on VIN, VOUT and load
Quiescent current Standby power and battery-life impact TPS65219-Q1: about 250 µA typical
Switching frequency Inductor size, ripple, EMI and switching loss STPMIC1L: 2 MHz; TPS65219-Q1: up to about 2.3 MHz
Sequencing Power-up/down order, delay, ramp and power-good behavior Programmable sequencing is available on many processor PMICs
Protection OCP, OVP, UVLO, thermal shutdown and fault reporting Feature set varies by PMIC
Digital control I²C, SPI or other runtime configuration TPS65219-Q1 and STPMIC1L support I²C
Package / thermal path PCB area, exposed pad and heat transfer STPMIC1L: 4 × 4 × 1 mm VFQFPN-28

Protection features should also match the application. Useful functions can include:

  • Overcurrent protection (OCP)
  • Overvoltage protection (OVP)
  • Undervoltage lockout (UVLO)
  • Thermal shutdown
  • Short-circuit protection
  • Soft start
  • Output discharge
  • Power-good and fault reporting

Finally, do not select a PMIC from electrical specifications alone. Package size, exposed thermal pad, junction temperature, PCB copper area, thermal vias, external inductors and capacitors all affect how much usable power the PMIC can deliver in the finished board.

Where Are PMICs Used?

PMICs are common wherever electronic systems require several controlled voltage domains in limited PCB space.

Typical applications include:

  • Smartphones
  • Tablets
  • Wearables
  • IoT devices
  • Edge AI hardware
  • Embedded Linux systems
  • FPGA boards
  • Automotive infotainment
  • ADAS electronics
  • Industrial control systems
  • Medical devices
  • Networking equipment
  • Cameras and imaging systems

A smartphone PMIC may manage the processor, memory, display, camera, radio, battery, and always-on rails.

An FPGA or edge-computing board may use a PMIC to supply core, auxiliary, I/O, memory, and transceiver voltages in a defined sequence.

Automotive PMICs may add watchdogs, safety monitoring, protected outputs, and communication with the main processor. The underlying architecture changes by application, but the common requirement is coordinated management of several power domains.

What PCB Layout Rules Matter for a PMIC?

PMIC PCB layout is critical because switching converters combine high current, fast switching edges, sensitive feedback nodes, and thermal dissipation within a small area.

Important layout rules include:

  • Place input capacitors close to VIN and power ground.
  • Minimize high-di/dt switching loops.
  • Keep inductors close to switching pins.
  • Keep the SW node compact.
  • Route feedback away from noisy switching nodes.
  • Use wide copper for high-current paths.
  • Provide low-impedance ground return paths.
  • Place output capacitors close to their rails.
  • Use thermal vias under exposed pads where required.
  • Avoid routing sensitive analog signals through switching-current paths.

The input capacitor, switching FETs, inductor, and output capacitor form critical current loops. Increasing their loop area raises parasitic inductance and can worsen ringing, EMI, and voltage ripple.

Grounding also needs to follow the PMIC vendor’s recommended layout. Analog ground, power ground, thermal pad connections, and feedback return paths should not be rearranged casually because the schematic appears electrically equivalent.

EBest Circuit can review PMIC placement, high-current copper, thermal vias, power planes, component spacing, and assembly requirements during PCB DFM.

PMIC PCB layout with input capacitor short hot loop inductor feedback routing and thermal vias

What Common PMIC Design Mistakes Cause Power Problems?

PMIC problems often come from system integration rather than a defective IC.

Common mistakes include:

  • Selecting a rail with insufficient output current
  • Ignoring processor startup or transient current
  • Using the wrong startup sequence
  • Incorrect power-down timing
  • Poor input or output capacitor placement
  • Choosing the wrong inductor
  • Routing feedback close to the SW node
  • Making switching hot loops too large
  • Inadequate thermal vias
  • Excessive copper loss on high-current rails
  • Ignoring PMIC configuration or OTP settings
  • Using the wrong I²C address
  • Forgetting power-good or reset timing requirements
  • Assuming every rail can run at maximum current simultaneously

Thermal design is another frequent issue. A PMIC supplying several rails can dissipate significant heat even when individual converters operate efficiently.

The exposed thermal pad, PCB copper area, via array, airflow, ambient temperature, and neighboring heat sources all affect junction temperature.

Startup testing should therefore be performed with the real processor, memory, and peripherals rather than only checking the PMIC outputs with no load.

Common PMIC PCB design mistakes including long hot loop noisy feedback poor thermal design and bad capacitor placement

How Should a PMIC Design Be Prepared for PCB Assembly and Testing?

PMIC assembly requirements depend strongly on the package. QFN, BGA, and WLCSP devices need different stencil, placement, inspection, and rework strategies.

For QFN PMICs, review:

  • Exposed thermal pad
  • Paste aperture ratio
  • Thermal via layout
  • Solder-mask definition
  • Void control
  • Package orientation

For BGA or WLCSP packages, additional concerns include:

  • Fine-pitch pad geometry
  • Via-in-pad requirements
  • Solder-mask registration
  • Board warpage
  • X-ray inspection
  • Rework capability

A production test plan should verify more than static output voltage. Useful checks can include:

  • Rail startup sequence
  • Rail shutdown sequence
  • Output-voltage accuracy
  • Ripple
  • Load response
  • Power-good timing
  • Reset timing
  • Fault response
  • I²C/SPI communication
  • Thermal behavior under load

SPI can verify solder-paste deposition before placement, while AOI helps inspect visible joints and nearby passives. X-ray is particularly useful for hidden BGA/WLCSP joints and exposed-pad voiding where relevant.

PMIC PCB assembly and testing flow with SPI AOI X-ray and functional test equipment

FAQ About PMIC Power Management ICs

1. What does PMIC stand for?
The PMIC full form is Power Management Integrated Circuit.

2. What is PMIC in electronics?
The PMIC meaning in electronics is a chip that generates, regulates, sequences, monitors, and protects one or more system power rails.

3. Is a PMIC chip the same as a voltage regulator?
No. A voltage regulator normally controls one rail, while a PMIC chip can integrate several regulators plus sequencing, monitoring, protection, charging, or digital control.

4. Does a PMIC need external components?
Usually yes. Depending on the architecture, a PMIC may require external inductors, input and output capacitors, resistors, sense components, and sometimes external MOSFETs.

5. Why is power sequencing important in a PMIC?
Processors, memory, and I/O rails may need to start and stop in a defined order. Incorrect sequencing can cause startup failure, excessive current, or undefined system behavior.

6. Can one PMIC power a processor, memory and peripherals?
Yes, if the PMIC provides the required number of rails, voltage ranges, output currents, sequencing, and total thermal capacity.

Planning a PCB Around a PMIC?

A PMIC can simplify a complex power tree, but its performance still depends on the surrounding PCB. High-current loops, inductors, decoupling, feedback routing, thermal pads, sequencing signals, and assembly quality all need to be considered together.

EBest Circuit supports PMIC-based PCB fabrication, DFM review, fine-pitch SMT assembly, component sourcing, SPI, AOI, X-ray inspection, and functional testing. For a new power-management PCB project, send your Gerber files, BOM, schematic, stackup, and power requirements to sales@bestpcbs.com for engineering review.

Tags: , , , ,
Posted in best pcb, Electrical Components, PCB Design, SMT Technology | No Comments »

What Is Sequential Lamination in PCB and How Does It Work?

September 17th, 2026

Sequential lamination builds a PCB in two or more controlled lamination stages so internal vias can be formed before later layers make them inaccessible. The practical question is not how many layers the board has. It is which blind, buried, or microvia connections must be completed at each stage and what those choices mean for reliability, cost, and lead time.

sequential lamination, multilayer PCB cross-section beneath a lamination press

What Is Sequential Lamination in PCB?

A conventional multilayer PCB is usually bonded as one prepared stack. Sequential lamination pauses the build, forms connections in an accessible partial structure, adds another layer set, and continues outward.

A buried via can therefore be drilled and plated before later layers enclose it. Multi-level microvias follow the same logic: each lower tier is completed before the next dielectric covers its landing layer.

The deciding test is layer access. Trace every via from its drilling side to its target layer. If that connection can still be formed after the main bond, another build stage may be unnecessary. If the target becomes enclosed first, the stack must be divided into accessible substructures. Sequential lamination is therefore a construction sequence, not a performance grade.

How Is Sequential Lamination Different From Standard PCB Lamination?

The difference is when the internal connections are made. Standard construction completes most internal preparation before one main multilayer bonding stage. Sequential construction inserts drilling, plating, filling, or inspection between bonding stages.

Factor Standard Multilayer Lamination Sequential Lamination
Lamination process Mainly one multilayer bonding stage Two or more controlled build stages
Via structures Mainly through vias and structures accessible after bonding Buried vias, blind vias, and multi-level microvias
Layer access Internal layers become inaccessible after bonding Selected layers remain accessible between stages
Process complexity Lower when it meets the design Higher because controlled operations repeat
Cost and lead time Generally lower Generally higher
Typical use Conventional multilayer PCB HDI and complex internal via structures

A high layer count does not by itself require sequential lamination. A board with many layers and only plated through holes may use a conventional build, while a board with fewer layers but a buried via or several microvia tiers may need staged construction.

When Does a PCB Design Require Sequential Lamination?

Sequential lamination becomes necessary when a required connection cannot be drilled, plated, filled, or verified after the full stack has been bonded. Four design situations commonly create that condition:

  • Buried vias that would be sealed inside the finished stack: the via must be completed in a core or sub-composite while both target layers are still exposed.
  • Multiple HDI build-up layers: each added dielectric can create a new microvia level that must be formed before another layer is added.
  • Stacked or multi-level microvias: the lower microvia usually needs controlled plating, filling, and a planar landing surface before the upper level is built.
  • Fine-pitch BGA escape that cannot reasonably use through vias: adjacent-layer microvias can release routing area, but their start and stop layers determine the build sequence.

High layer count and the HDI label are not sufficient reasons by themselves. Hide the outer layers in the stackup view, add them back in build order, and note where a connection loses access before it is complete. That via map reveals whether staged construction is necessary and whether a routing change could remove a build-up tier.

How Does the Sequential Lamination Process Work?

The process follows the changing access to each via target. It starts with the innermost structure, adds a layer set, completes the connections that are accessible at that point, and repeats only when the stackup requires another tier.

sequential lamination, six-stage PCB build sequence on a white background
  1. Document the stackup and via spans. Identify every copper layer, dielectric, via start and stop layer, fill requirement, and controlled-impedance reference. The output is a build diagram that can be checked before routing is frozen.
  2. Build the initial core or sub-composite. Image and etch the inner copper, then align the partial structure. The layers that will support internal vias remain reachable.
  3. Drill and plate the internal vias. Form the buried holes or first accessible connections, then clean, metallize, fill, and inspect them as required. Their conductive path is complete before enclosure.
  4. Laminate the next layer pair or build-up layer. Add dielectric and copper to the verified partial structure. The result is a larger stack with a new outer surface available for processing.
  5. Form the next blind or microvia level. Drill and plate the newly accessible tier, using filling or planarization where another via must land above it. This completes the next connection level.
  6. Repeat as required and finish the PCB. Continue the add-layer-and-connect sequence for the remaining tiers, then complete final through holes, outer-layer processing, solder mask, finish, profiling, and the agreed testing.

This sequence explains the design consequence: adding or extending one via span can change the required build stages. It may add a fill dependency, alter which layer must remain exposed, or require another controlled cycle.

For the designer, the useful output is a confirmed build diagram: layer order, via levels completed at each stage, landing surfaces required by the next tier, and any geometry or material limit that changes the stackup.

How Do Different Via Structures Affect the Lamination Sequence?

Each via must be formed while its drilling side and target layer are accessible. The name of the via helps describe the connection, but the exact start-stop layers and stacking arrangement determine the sequence.

sequential lamination, cross-sections of through blind buried stacked and staggered vias
  • Through vias: these normally pass through the completed stack and can be drilled after final lamination, so they do not create a sequential stage by themselves.
  • Buried vias: these connect internal layers and must be processed before later layers hide both ends.
  • Blind vias: these connect an outer surface to an internal target. Their route depends on the depth, dielectric thickness, drill method, and stage at which the target is exposed.
  • Single-level microvias: these usually connect adjacent layers through a thin dielectric and may fit within one build-up stage.
  • Stacked microvias: the upper microvia lands directly above the lower one, creating a fill and planarity dependency between tiers.
  • Staggered microvias: the levels are offset, which avoids a direct via-on-via interface but does not necessarily remove the need to build each dielectric tier in sequence.

Do not assign a cycle count from terms such as blind via or HDI alone. Two boards can use the same via label yet require different sequences because the vias stop on different layers or use different fill and stacking arrangements.

How Does the PCB Stackup Determine the Number of Lamination Cycles?

The cycle count follows the number of connection groups that must be completed before another layer blocks access. Total layer count matters less than the order in which via targets disappear inside the stack.

Notation such as 1+N+1 or 2+N+2 shows the build-up layers around a core region, but it does not prove a universal press count. The core may contain buried vias, and outer tiers may be stacked, staggered, symmetric, or one-sided. The notation shows the layer arrangement; the via start-stop map shows the build dependencies.

Three simplified cases show how that logic changes the build:

  • Eight-layer board with through vias only: the prepared layers can normally be bonded in the main multilayer lamination, followed by through-hole drilling. The layer count does not create another stage by itself.
  • Core containing buried vias: the internal via is drilled and plated while its core or sub-composite is accessible. Outer layers are laminated only after that connection is complete, so the via architecture creates a staged build.
  • 2+N+2 HDI with stacked microvias: the first microvia tier must be formed before the second build-up dielectric covers it. Direct stacking can also require a filled, planar lower via before the upper tier is added.

Estimate the sequence from the inside out:

  1. Map every start and stop layer. Separate through, blind, buried, and microvia spans.
  2. Group connections that are accessible together. Vias that can be formed in the same exposed sub-composite may share a stage.
  3. Mark each covering event. When a new dielectric hides a completed target, record the lamination needed before that happens.
  4. Add stacking dependencies. A microvia tier that needs a filled, planar lower via must be completed before the next tier can begin.

If two proposed builds show different cycle counts, compare their layer-by-layer diagrams, via formation stages, and fill sequence before treating either number as correct.

What Should You Check Before Finalizing a Sequential Lamination Stackup?

Review the stackup before dense routing makes the construction difficult to change. The goal is to prove that every added tier solves a real routing or electrical constraint and that its build dependency is understood.

  • Via start and stop layers: make the CAD data, drill table, and cross-sectional stackup agree.
  • Stacked or staggered arrangement: confirm whether direct stacking is necessary or an offset path can meet routing and reliability needs.
  • Number of build-up tiers: test whether a routing change, another conventional layer, or a different escape pattern can remove a tier.
  • Material system: check whether cores, prepregs, build-up dielectrics, and copper constructions suit the planned press and assembly thermal history.
  • Impedance and reference layers: protect return paths, reference-plane continuity, dielectric targets, and any backdrill requirement when the build changes.
  • Reliability requirements: state the product environment, assembly exposure, acceptance class, coupon needs, and qualification expectations.

Generic online limits should not be copied directly into CAD rules. Usable geometry depends on the material, dielectric thickness, copper, drill and fill process, registration capability, and product requirement. For a useful DFM or quotation review, send the stackup, via map, fabrication data, quantity, and reliability requirements together.

How Can Multiple Lamination Cycles Affect PCB Reliability?

Extra cycles add thermal, pressure, and registration exposure. That does not make a sequentially laminated PCB unreliable by definition, but it reduces the value of judging the design by layer count or a room-temperature electrical test alone.

Risk area Why multiple cycles matter What to verify
Microvia interface Repeated thermal exposure can reveal weak plating, fill, or target-pad interfaces Via structure, fill route, representative coupons, and qualification method
Layer registration Alignment error can accumulate as more structures are bonded Capture pads, registration allowance, and evidence from intermediate stages
Material thermal history The laminate experiences repeated heat and pressure before assembly reflow Material suitability for the full fabrication and assembly history

Risk is often concentrated at interfaces: a microvia base meeting its target pad, a filled via supporting an upper tier, or resin bonding around uneven copper. Residue, voids, weak plating, poor planarity, expansion mismatch, and registration error can reduce margin during reflow or thermal cycling.

Qualification should represent the connections with the greatest structural dependency. Match the coupon or test vehicle to the microvia tiers, target-pad interfaces, fill arrangement, materials, and expected assembly exposure. A room-temperature continuity check confirms a path at that moment; it does not reproduce repeated reflow or service thermal cycling.

How Does Sequential Lamination Affect PCB Cost and Lead Time?

Cost and lead time usually rise because pressing, drilling, plating, filling, planarization, and inspection may repeat for each build stage. There is no reliable universal percentage; the impact depends on the stackup, material, panel use, via density, registration demand, testing, and quantity.

  • Repeated controlled operations: each added tier consumes equipment time and requires another alignment and processing sequence.
  • Fill and planarization: stacked structures may need a prepared landing surface before the next level can be formed.
  • Intermediate verification: hidden circuitry and via quality need to be checked before the next layer removes access.
  • Longer dependency chain: later work cannot begin until the preceding structure is complete and suitable for the next tier.
  • Greater late-stage loss: a defect found after several completed stages affects more accumulated processing than an early defect.

The best cost reduction is often one unnecessary build-up tier removed before layout release. Compare alternatives that preserve the same electrical and mechanical requirements, such as fewer unique via spans, staggered rather than stacked microvias, a different BGA escape, or an added conventional layer.

FAQs About Sequential Lamination Technology

Q1: What files help a supplier quote the actual build instead of making assumptions?

A1: Send one consistent data package. Include Gerber or ODB++ data, NC drill data, a controlled stackup, via start-stop layers, finished copper weights and board thickness, material and impedance requirements, via-fill or cap requirements, acceptance and test expectations, quantity, and target delivery date.

Q2: How should blind and buried via spans appear in the drill data?

A2: Every start-stop layer pair must be unambiguous. Separate drill files or a clearly mapped drill table can be used, but each span should identify its layer pair, plated status, finished size, tolerance, and any fill or cap requirement. The naming convention matters less than agreement between the drill data, stackup, and fabrication drawing.

Q3: Can stacked microvias be changed to staggered microvias without design approval?

A3: No. The alternative may improve the build margin, but it changes pad locations, routing space, and possibly reference-plane or impedance conditions. It should be proposed as a documented DFM change and approved in the controlled design data before production.

Q4: Why can two PCB quotations use different build sequences?

A4: The suppliers may be working from different assumptions or grouping operations differently. Compare the annotated build diagrams, via spans, fill and planarization route, materials, impedance construction, and test scope. A lower cycle number is not automatically the better or equivalent proposal.

Q5: Can an enclosed buried-via defect be repaired after final lamination?

A5: It is generally not a practical local rework. The connection is trapped inside the bonded stack, so opening it can damage surrounding layers and dielectric. Intermediate inspection, representative coupons, and final electrical testing are used to find problems; an affected bare board is usually rejected or rebuilt rather than patched.

Ready to build a sequential-lamination PCB? Send your stackup, Gerber or ODB++ files, via map, material and impedance requirements, quantity, and target delivery date to sales@bestpcbs.com. EBest Circuit can review the proposed construction and prepare a PCB quotation based on the actual build sequence.

Tags: , , , ,
Posted in PCB Technology | No Comments »

High Frequency PCB in Switzerland: 10 Suppliers for Your RFQ Shortlist

September 17th, 2026

If you need a high frequency PCB in Switzerland, first determine where the board will be manufactured and whether that factory can process the specified laminate, stackup, impedance, and RF test requirements. The suppliers below cover Swiss production, European production, a Swiss sourcing office, and overseas manufacturing, so compare quotations by the proposed factory and scope rather than the company address alone.

This article gives you 10 suppliers to approach, explains how to use the list, and compares Swiss, European, and overseas sourcing. It also shows which RF capabilities, materials, stackup data, impedance limits, tests, files, and DFM answers to request before you compare quotations and approve production.

High Frequency PCB in Switzerland, microscope inspection of an RF PCB fixture

10 High Frequency PCB Suppliers to Consider for Projects in Switzerland

Start with these 10 suppliers, then narrow the list by manufacturing site, laminate experience, stackup fit, and available RF verification. Their supply models differ, so each quotation should identify where the board will be made and which site owns the RF process.

1. Optiprint AG, Switzerland

Optiprint provides a Swiss-manufacturing option from its Berneck operation. The company publishes high-frequency and PTFE PCB capability for Rogers, Taconic, and Neltec materials, mixed-dielectric multilayers, and metal-core or metal-backed constructions. Include it in the RFQ when Swiss manufacture, direct local engineering contact, or a specialized PTFE construction is part of the sourcing requirement.

2. Fineline Switzerland AG

Fineline has a Swiss office in Lucerne and publishes RF PCB capability through a global network of audited manufacturing partners, including materials and constructions for frequencies up to 100 GHz. This is a sourcing and engineering route rather than proof of a Swiss factory. Ask the Swiss team to name the proposed plant, material source, test scope, and subcontracted operations before adding the offer to a factory-level comparison.

3. ACB, France

ACB publishes a dedicated RF and microwave PCB service supported by its French manufacturing operation. Its public information covers PTFE-based materials, hybrid constructions, multilayer RF boards, and work for microwave applications. Ask ACB to quote when the design needs a European RF specialist, then confirm the exact plant, laminate availability, and board-specific schedule during RFQ review.

4. Aspocomp, Finland

Aspocomp manufactures in Oulu and publishes high-frequency multilayer, PTFE, mixed-build, and HDI capability. That combination is useful when an RF section must coexist with microvias, dense interconnects, or a mixed RF/FR-4 construction. Public delivery information does not replace a stackup-specific schedule; the quotation still needs to tie material availability and timing to the proposed build.

5. AT&S, Austria

AT&S lists high-frequency PCBs up to 10 layers at its Fehring plant in Austria, alongside standard multilayer, HDI, flexible, semi-flexible, and rigid-flex technologies. This makes the site relevant when RF requirements sit inside a broader interconnect problem. The RFQ should name Fehring or another approved build site explicitly, because group capability should not be assumed to apply at every AT&S location.

6. Eurocircuits, Europe

Eurocircuits offers an RF Pool route for eligible 2- and 4-layer boards using I-Tera and Rogers materials, plus non-pooled options for other constructions. Its model is suited to prototypes and small quantities that fit a defined online manufacturing envelope, with manufacturability checking and electrical test included in that service. Designs outside the published envelope should be treated as a separate engineering quotation rather than forced into the pooled route.

7. KSG, Germany and Austria

KSG publishes high-frequency PCB production for 24 to 77 GHz applications, with 2 to 20 layers, PTFE and hydrocarbon materials, and homogeneous or hybrid multilayers. The capability is relevant to radar, sensing, and other designs in which etching control and material choice directly affect RF geometry. Buyers should still confirm which KSG factory will build the board and which combinations of material, layer count, thickness, and tolerance are available together.

8. Schweizer Electronic, Germany

Schweizer Electronic publishes RF technology paths for 6-24 GHz and 77 GHz and operates PCB production in Schramberg, Germany. Its profile is particularly relevant to radar and sensor programs that need high-frequency structures within an established European production route. Because the group also has manufacturing outside Germany, the quote should state the actual production and qualification site.

9. Teledyne Labtech, United Kingdom

Teledyne Labtech manufactures complex RF and microwave PCBs in the UK and publishes PTFE, LCP, mixed-dielectric, multilayer, metal-backed, and thermally managed constructions. It also offers assembly and RF test services, with an accelerated option for qualifying prototypes. Ask it to quote when the project needs specialist microwave fabrication or a closer link between bare-board manufacture, assembly, and RF verification.

10. EBest Circuit, China

EBest Circuit is a China-based PCB manufacturer supplying international projects, including deliveries to Switzerland. Published capabilities include Rogers and PTFE materials, Rogers/FR-4 hybrid constructions, controlled-impedance fabrication, prototypes, and production support. EBest Circuit does not claim a factory, warehouse, or branch in Switzerland, so buyers should evaluate it as an overseas manufacturing route and define the import and delivery boundary in the RFQ.

Before moving a supplier to the next round, obtain written confirmation of the manufacturing site, material, construction, test scope, quantity, and schedule. A capability page is enough to start the conversation, but the quotation must answer these project-specific points.

How Should You Use This Supplier List for Your RFQ?

Use the ten names as a first-round candidate pool, then send the same technical package to every supplier. A company should advance only if its reply connects your files to an identified factory, a buildable stackup, available material, and a defined verification plan.

  • Confirm the build site: ask for the legal entity, factory address, subcontracted processes, inspection location, and ship-from country.
  • Confirm material availability: request the exact laminate, bondply or prepreg, thickness, copper type, and any minimum buy or procurement delay.
  • Request a proposed stackup: compare dielectric thicknesses, reference planes, finished copper, RF layers, and all deviations from the supplied construction.
  • Define verification: state the impedance coupon, sampling, RF measurements, dimensional checks, raw data, and report format required for acceptance.
  • Match the production stage: separate prototype quantity, qualification lot, repeat order, and forecast volume instead of assuming one route fits all four.
  • Lock changes: require customer approval before a material, dielectric thickness, copper type, RF geometry, test method, or production site is changed.

A useful first-round response should expose open assumptions rather than hide them behind a unit price. Remove any candidate that cannot identify the factory or return a construction that can be checked against the RF requirements.

Should You Source High Frequency PCBs Locally or Overseas?

Choose the production region from the project requirement, not from a general belief that one country is always better. The correct route depends on contractual origin, engineering access, process fit, material supply, quantity, logistics, and the cost of qualifying a second site.

Switzerland-based manufacturing makes sense when the contract requires Swiss manufacture, the project needs close access to the production team, or the RF construction is available from a qualified Swiss plant. The RFQ should identify which operations must occur in Switzerland instead of accepting a Swiss invoice or sales address as proof of origin.

European manufacturing can provide a regional factory and shorter transport path while expanding the available RF process base. It suits projects that do not require Swiss-made boards but still want production within Europe. Check the actual plant, because a European sales or engineering office can still route work to a different country.

Overseas manufacturing is practical when the contract permits it and the supplier can return a complete digital engineering package. It may expand material, capacity, and commercial options, but the Swiss buyer must define importing, customs clearance, Incoterms, document ownership, nonconformance returns, and the approval required for any site transfer.

Location is one qualification field, not a substitute for technical review. Select the route that can meet the approved RF baseline and make its responsibilities clear from factory release through arrival in Switzerland.

Which High Frequency PCB Capabilities Should You Confirm First?

Confirm whether the proposed factory can manufacture the exact RF structure before discussing general company credentials. The answer should refer to a named site and to combinations that have been reviewed against your layer count, materials, geometry, and panel design.

  • Low-loss laminate processing: verify the named PTFE, hydrocarbon-ceramic, LCP, or other RF material family and the related drilling, plasma, plating, bonding, and surface-preparation route.
  • Mixed-dielectric multilayers: ask whether the factory can press the proposed RF material with FR-4 or another dielectric while holding the required finished thickness and registration.
  • Controlled-impedance fabrication: confirm field-solver review, coupon design, etching compensation, dielectric control, finished copper assumptions, and access to TDR data.
  • RF via structures: identify plated-through vias, blind or buried vias, via filling, via fences, backdrilling, and the residual-stub limit that the design requires.
  • Special mechanical construction: confirm cavities, metal-backed boards, coins, edge plating, depth routing, thin dielectrics, or oversized panels only when the drawing calls for them.
  • Registration and conductor control: ask for the achievable result for the proposed material and copper, not an isolated minimum trace value copied from a general capability table.

“We make RF PCBs” is not enough. The factory should either confirm the requested combination or return the limits and changes needed to make it manufacturable.

What RF Materials and Stackup Details Should Be Included in the RFQ?

Name the exact material system and define the finished construction that the electrical design assumes. “Rogers PCB” or “low-loss material” leaves too many variables open for suppliers to quote the same board.

High Frequency PCB in Switzerland, engineer reviewing RF laminate samples and a multilayer stackup
  • Laminate and bonding materials: manufacturer, product family, grade, core, bondply or prepreg, and approved source where the project controls it.
  • Electrical values: the Dk and Df used in design, including the data source, test method, frequency, direction, and whether the value is a design or process value.
  • Finished stackup: layer order, RF signal layers, reference planes, finished dielectric thicknesses, total thickness, and tolerance.
  • Copper definition: foil type or profile where relevant, starting copper, plating contribution, and required finished copper on each controlled layer.
  • Hybrid construction: the location of each RF and conventional material, bonding system, resin constraints, and any special sequential lamination.
  • Substitution rule: the parameters that must remain equivalent and the written approval required before any alternate material is used.

Ask every bidder to return its proposed stackup with the quotation. This exposes material or thickness substitutions before they become hidden differences in impedance, loss, phase, or lead time.

How Should Controlled Impedance and RF Performance Be Specified?

Specify the electrical result separately from the method used to test it. The fabrication drawing and RF requirement should say what the board must achieve; the inspection plan can then define how that result will be verified.

  • Impedance: list each single-ended or differential target, tolerance, layer, reference plane, trace structure, and controlled geometry.
  • Frequency: state the operating band and any harmonics, bandwidth, or sweep range that affects material selection or acceptance.
  • Loss: define insertion-loss limits, line length, frequency points or curve, fixture, connector, and de-embedding assumptions where loss is a purchase requirement.
  • Matching: state return-loss, phase, delay, amplitude-balance, or length-matching limits only for the nets and conditions that require them.
  • Critical transitions: identify launches, connectors, vias, layer changes, antenna feeds, filters, and reference-plane discontinuities that may control system performance.
  • Change boundary: mark trace width, gap, dielectric, copper, mask, via, and finish changes that require engineering approval before production release.

Performance requirements become comparable when they identify the controlled structure, operating condition, limit, and acceptance basis. A target such as “50 ohms” without a layer, tolerance, and geometry does not provide enough information for release.

What Testing and Inspection Should You Ask the Supplier to Provide?

Choose tests that can verify the risks in the released design instead of ordering every available inspection. The scope should follow operating frequency, sensitivity to geometry and material variation, product risk, and the customer’s acceptance criteria.

High Frequency PCB in Switzerland, RF test coupon connected to a laboratory measurement fixture
  • TDR and impedance coupons: define coupon ownership, representative layers and structures, calibration, sampling, reported values, and failure disposition.
  • Insertion loss, return loss, or S-parameters: request these only when the RF response is a purchase requirement, and define the test vehicle, ports, sweep, fixture, de-embedding, data format, and limits.
  • Microsection: use it to check plating, dielectric, copper, lamination, and via or backdrill features selected in the inspection plan.
  • Dimensional and X-ray inspection: apply these to registered layers, cavities, drilled features, hidden structures, or other RF-critical dimensions that cannot be confirmed visually.
  • Bare-board electrical test: require continuity and isolation testing, while recognizing that it does not prove impedance, insertion loss, return loss, or complete RF performance.
  • Material traceability: request laminate identity, lot or batch records, approved substitutes, and any storage or handling evidence required by the quality plan.

Standard bare-board electrical testing does not verify the complete RF performance of a high frequency PCB. The final plan should link each required test to a stated risk or acceptance criterion and identify whether it applies to first article, each lot, a sample, or periodic requalification.

What Files Should You Send for an Accurate High Frequency PCB Quote?

Send one revision-controlled package so every supplier prices the same board. Missing stackup, material, impedance, or test information forces each bidder to make different assumptions, which makes the returned prices impossible to compare fairly.

  • Fabrication data: Gerber or ODB++, NC drill and route files, netlist if available, and a fabrication drawing with revision identity.
  • Stackup: layer order, dielectric and copper targets, total thickness, controlled layers, reference planes, and allowed construction changes.
  • Material callouts: exact laminate and bonding materials, thicknesses, copper type, electrical-data source, and approved alternates.
  • Impedance and RF requirements: target table, tolerances, RF-sensitive geometry, operating band, loss or phase limits, and critical transitions.
  • Mechanical and finish requirements: outline, tolerances, cavities, backdrill, metal backing, connector interfaces, solder mask, legend, and surface finish.
  • Verification package: coupon, inspection, sampling, raw-data, report, certificate, traceability, and first-article requirements.
  • Commercial inputs: prototype and production quantities, panel constraints, delivery destination, requested ship or arrival date, Incoterm, and packaging needs.

Identify unresolved items in the package rather than leaving them blank. Suppliers can then return the same open questions and quote assumptions, giving procurement a usable basis for comparison.

What Should a Useful DFM Review Tell You Before Production?

A useful RF DFM review should return the proposed build, every requested deviation, and the questions that still block release. A generic “files are manufacturable” reply does not show whether the supplier reviewed the RF-sensitive parts of the design.

  • Proposed stackup: material set, dielectric targets, copper assumptions, pressed thickness, reference planes, and the geometry used for impedance calculation.
  • Material status: availability, procurement time, minimum buy, shelf-life or storage concern, and any requested substitute.
  • RF geometry changes: proposed trace, gap, ground clearance, mask, via, pad, launch, or coupon changes and their reason.
  • Process limits: combinations of etching, registration, drilling, backdrill, filling, plating, cavity, metal backing, or panelization that need adjustment.
  • Test approach: coupon design, correlation to production layers, sampling, method, fixtures, data format, acceptance limits, and unavailable measurements.
  • Release questions: a short list of unresolved material, stackup, geometry, testing, documentation, or delivery decisions assigned to the responsible party.

Any proposed change that may alter RF performance should return to the customer for approval before production release. The approved DFM response then becomes part of the baseline used to review first article and repeat orders.

How Should You Compare RFQ Responses from Different Suppliers?

Compare the complete technical and delivery scope, not the unit price in isolation. For high frequency PCB in Switzerland, two offers are not equivalent if they use different laminates, stackups, test plans, manufacturing sites, or responsibility boundaries.

RFQ Item What Buyers Should Compare
Material Exact laminate, bondply or prepreg, thickness, copper type, availability, and approved substitutes
Stackup Returned construction, finished dielectric and copper targets, RF layers, reference planes, and deviations
Impedance Targets, tolerances, calculation assumptions, coupon design, sampling, and reported data
RF testing Included measurements, test structures, fixtures, frequency range, de-embedding, limits, and report format
Manufacturing site Legal entity, actual plant, subcontracted operations, inspection location, and ship-from country
NRE Tooling, CAM or engineering, coupons, test setup, reports, and repeat-order charges
Lead time Material procurement, approval start point, fabrication, testing, shipment, customs, and partial-delivery terms
Change control Material, construction, process, site, and test changes that require written customer approval

Normalize the offers by listing every exclusion and assumption beside the quoted price. If one price omits the specified material, representative coupon, RF measurement, or approved build site, correct the scope before selecting a supplier.

If your project allows manufacture outside Switzerland, EBest Circuit can review the current design and return a proposed stackup, material options, DFM questions, and quotation. Ready to request a quote? Send your Gerber or ODB++ files, stackup, material callouts, impedance and RF requirements, quantities, test scope, and delivery destination to sales@bestpcbs.com.

FAQs About High Frequency PCB in Switzerland

Q1: Does a high frequency PCB for a Swiss project need to be manufactured in Switzerland?

A1: No, unless the contract, customer approval, data restriction, or qualification plan requires Swiss manufacture. If overseas or European production is allowed, name the approved plant and assign importing, customs, delivery, and return responsibilities before the order.

Q2: Is Rogers material always required for a high frequency PCB?

A2: No; Rogers is one group of RF laminate products, not a universal requirement. Select the material from the operating frequency, loss budget, impedance stability, thermal and mechanical needs, assembly process, supply status, and qualified electrical data.

Q3: Can PTFE and FR-4 be used in the same multilayer PCB?

A3: Yes, a qualified fabricator can build mixed PTFE/FR-4 constructions. The returned stackup must address bonding, thermal expansion, registration, resin flow, drilling, plating, finished thickness, and the RF geometry affected by the hybrid build.

Q4: Does TDR testing prove complete RF performance?

A4: No; TDR is primarily used to evaluate characteristic impedance and discontinuities. Loss, return loss, phase, launch behavior, resonance, and antenna performance may need separate test structures or system-level verification.

Q5: Can an RF PCB supplier substitute the specified laminate?

A5: Only when the RFQ permits substitution and the customer approves the proposed alternative. Compare Dk and Df under relevant methods and frequencies as well as thickness, copper, thermal, mechanical, processing, availability, and qualification effects.

Q6: Why can RF laminate availability affect lead time?

A6: Specialized cores, bondplies, thicknesses, or copper types may not be held in the required quantity. Procurement, minimum buys, lot allocation, incoming inspection, and shelf-life controls can add time before fabrication begins.

Q7: Should prototype and production boards use the same stackup?

A7: Use the production-intent stackup when prototype results will support qualification. If an early prototype uses a different material or construction, document the difference and repeat the affected electrical and reliability checks after transfer.

Q8: Can high frequency PCBs be manufactured in China and shipped to Switzerland?

A8: Yes, if the project permits Chinese manufacture and the supplier can meet the technical and documentation requirements. The buyer should define the approved factory, Incoterm, importer, customs data, VAT and clearance responsibility, packaging, delivery point, and nonconformance return route.

Q9: Does every high frequency PCB require S-parameter testing?

A9: No; the need depends on the controlled RF response and the product risk. Specify S-parameter testing when insertion loss, return loss, coupling, or another network response must be verified beyond impedance and ordinary electrical test.

Q10: What changes should trigger customer approval on repeat orders?

A10: Require approval for changes that can move the validated RF baseline. Typical triggers include laminate or bondply, dielectric or copper, impedance geometry, finish, drilling or backdrill, test method, coupon, subcontracted process, and manufacturing site.

Tags: , , ,
Posted in RF & Telecom PCB | No Comments »

What Is Brazing? Process, Types, Uses & Welding vs Soldering

September 17th, 2026

What is brazing? It joins metal parts without melting the base materials themselves. Instead, heat melts a separate filler alloy, which wets the mating surfaces and flows through the joint gap by capillary action. After cooling, the filler solidifies and forms a metallurgical bond between the parts.

This process is useful when welding would create too much distortion, when dissimilar metals need to be joined, or when a clean and leak-tight joint is required. Brazing is common in HVAC, refrigeration, automotive, aerospace, electrical equipment, heat exchangers, tooling, and many other metal assemblies.

What is brazing illustration showing torch brazing of copper tubing and filler metal flowing into the joint

Key Takeaways

  • Brazing is a metal-joining process that melts a filler metal above 450°C (840°F) while keeping the base metals solid.
  • The molten filler enters a close-fitting joint through wetting and capillary action, rather than by melting the parts being joined.
  • Successful brazing depends heavily on clean surfaces, correct joint clearance, suitable filler metal, controlled heating, and oxide management.
  • Brazing differs from welding because the base metal normally does not melt. It differs from soldering mainly because brazing filler metals melt above 450°C.
  • Common methods include torch, furnace, induction, resistance, dip, and vacuum brazing.
  • Brazing is widely used for HVAC tubing, heat exchangers, automotive assemblies, aerospace parts, electrical contacts, cutting tools, and leak-tight metal joints.
  • Copper-to-copper joints can sometimes use phosphorus-bearing filler without separate flux, while dissimilar joints require more careful filler and flux selection.

What Is Brazing?

Brazing is a metal-joining process in which a filler metal melts above 450°C (840°F) and flows between closely fitted parts while the base metals remain solid.

The process uses heat to bring the joint area above the filler alloy’s melting range, but below the melting temperature of the components being joined. The filler then wets the surfaces and fills the gap between them.

This makes brazing different from welding, where the base material is normally melted to create the joint. It also separates brazing from soldering, which uses filler metals with a liquidus temperature below 450°C.

A brazed joint can connect similar or dissimilar metals, depending on the filler alloy, joint design, surface condition, and service requirements.

How Does the Brazing Process Work?

The answer to what is brazing process is straightforward: heat a prepared joint until the filler metal melts and flows through the clearance between the parts.

  1. Clean the surfaces. Remove oil, grease, dirt, and oxides that could prevent wetting.
  2. Fit the parts together. Maintain an appropriate and reasonably uniform joint clearance.
  3. Apply flux if required. Flux limits oxide formation and helps the molten filler wet the surfaces.
  4. Heat the joint. Bring the assembly to the correct brazing temperature without melting the base metals.
  5. Introduce the filler metal. The filler melts when it contacts the heated joint area.
  6. Allow capillary action to distribute the filler. Molten alloy is drawn into the joint.
  7. Cool the assembly. The filler solidifies and forms the final bond.
  8. Clean the joint if necessary. Residual flux may need to be removed.

The filler should generally melt because of heat in the workpieces rather than being melted directly by the flame. This helps produce more uniform flow and reduces the risk of overheating the filler before the joint reaches brazing temperature.

Brazing process steps showing cleaning fit-up flux heating filler application and cooling

Why Are Joint Clearance, Wetting and Capillary Action Important?

A brazed joint depends on molten filler being able to wet both surfaces and flow through the joint gap. Joint clearance therefore has a direct effect on filler distribution.

If the gap is too large, capillary attraction becomes weaker and the filler may not fill the joint evenly. If the gap is too tight, filler penetration can also be restricted, especially when thermal expansion changes the clearance during heating.

Good wetting also requires clean metal surfaces. Oil, heavy oxidation, or unsuitable surface films can prevent the filler from spreading across the base metal.

Clean surface + suitable clearance + correct temperature → good wetting → capillary flow → complete joint

This is one reason brazing quality cannot be judged only by how much filler is visible around the outside of the connection. A large external fillet does not automatically mean the filler has properly penetrated the internal joint.

Brazing wetting and capillary action diagram showing correct clearance too wide and too tight joints

What Are Brazing Rods, Filler Metals and Flux?

Brazing filler metal is the alloy that melts and forms the joint between the base materials. A brazing rod is simply one physical form in which that filler can be supplied.

Common filler forms include:

  • Rod
  • Wire
  • Ring
  • Strip
  • Foil
  • Preform
  • Paste
  • Powder

Different filler alloys are selected according to the base metals, brazing temperature, corrosion requirements, service temperature, joint strength, and manufacturing process.

Flux serves a different purpose. It helps control oxides that would otherwise prevent proper wetting and filler flow. Depending on the formulation, flux can dissolve existing oxides and reduce further oxidation during heating.

Not every brazing operation requires external flux. Vacuum brazing and controlled-atmosphere processes can manage oxidation without conventional flux, while some copper-phosphorus fillers can be self-fluxing on copper-to-copper joints.

Brazing filler metal forms including rod wire ring paste powder and brazing flux

What Types of Brazing Are There?

Brazing methods are usually classified by how heat is applied to the joint.

Brazing Method Heat Source / Environment Typical Use
Torch brazing Gas flame HVAC, repair, low-volume production
Furnace brazing Controlled furnace Batch or volume assemblies
Induction brazing Electromagnetic induction Fast, localized heating
Resistance brazing Electrical resistance Small, repeatable joints
Dip brazing Molten bath Specialized assemblies
Vacuum brazing Vacuum furnace Clean, high-reliability components

Torch brazing is common for manual work because the heat can be directed at a specific joint. HVAC copper tubing is a typical example.

Furnace brazing is useful when many joints must be heated at once. It provides better repeatability and lends itself to higher-volume manufacturing.

Induction brazing heats conductive parts rapidly using an alternating electromagnetic field. It is useful where short cycle times and local heat control matter.

Vacuum brazing is used when oxidation, contamination, flux residue, or high joint cleanliness are critical, such as in aerospace, vacuum hardware, and precision assemblies.

Types of brazing including torch furnace induction resistance and vacuum brazing

Brazing vs Welding: What Is the Difference?

The most important difference is that brazing normally does not melt the base metals, while welding usually joins parts by locally melting and fusing the base material.

Factor Brazing Welding
Base metal melts No Usually yes
Filler metal Commonly required Depends on process
Joint mechanism Wetting and capillary flow Fusion
Heat input to base material Usually lower Usually higher
Distortion Often lower Often higher
Dissimilar metals Often easier Can be more difficult
Joint design Often relies on overlap Butt, fillet, lap and other joints

Brazing is useful when dimensional stability matters because the base parts remain below their melting temperature. This can reduce distortion and preserve more of the original component geometry.

Welding is often preferred when a fused structural joint is required or when the joint must become part of the base-metal section itself.

It is not accurate to say that welding is always stronger than brazing. Joint strength depends on material combination, filler alloy, joint overlap, clearance, section thickness, loading direction, and operating temperature.

Brazing vs Soldering: What Is the Difference?

Brazing and soldering are closely related because both join materials using a molten filler while keeping the base metals solid.

The standard temperature distinction is the filler metal’s liquidus temperature:

  • Brazing: above 450°C / 840°F
  • Soldering: below 450°C / 840°F
Factor Brazing Soldering
Base metal melts No No
Filler temperature Above 450°C Below 450°C
Capillary action Common Common
Flux may be used Yes Yes
Typical mechanical capability Higher Lower
Typical service temperature Higher Lower
Common examples HVAC, heat exchangers, tooling Electronics, wires, connectors

Soldering is especially common in electronics because the lower temperature limits thermal stress on components and PCB materials used in PCBA.

Brazing is more appropriate when higher mechanical strength, higher service temperature, leak-tight tubing, or more demanding metal assemblies are required.

Brazing welding and soldering comparison showing base metal condition filler behavior and temperature ranges

What Metals Can Be Brazed?

Many common engineering metals can be brazed when a compatible filler alloy and process are selected.

Examples include:

  • Copper
  • Brass
  • Carbon steel
  • Stainless steel
  • Nickel and nickel alloys
  • Aluminum
  • Silver-containing alloys
  • Carbide-to-steel tool assemblies
  • Selected dissimilar-metal combinations

Copper is particularly brazing-friendly because many filler alloys wet it effectively, and copper tubing can be joined reliably with proper preparation.

Aluminum also can be brazed, but its stable oxide layer requires suitable flux, atmosphere, filler alloy, and temperature control.

The key point is that brazability depends on the specific base-metal combination, not just on whether each material can be brazed individually.

What Is Brazing Used For?

Brazing is used when metal components need a strong, clean, dimensionally stable, or leak-tight joint without melting the base materials.

Common applications include:

  • HVAC refrigeration lines
  • Copper tubing
  • Heat exchangers
  • Radiators
  • Automotive components
  • Aerospace assemblies
  • Cutting tools
  • Carbide tips
  • Electrical contacts
  • Hermetic housings
  • Plumbing assemblies
  • Industrial tubing
  • Refrigeration equipment
  • Vacuum hardware

Heat exchangers are a good example because many thin metal sections and internal flow passages may need to be joined while maintaining geometry and leak tightness.

Cutting tools also use brazing to attach carbide inserts or tips to steel bodies. The process allows materials with very different properties to be joined without melting either base component.

Industrial brazing applications including HVAC heat exchanger cutting tool and electrical contact

What Is Brazing in HVAC and Copper Pipe Work?

In HVAC and refrigeration systems, brazing is widely used to join copper tubing that carries refrigerant under pressure.

The process is preferred because properly brazed joints can provide:

  • Strong mechanical connection
  • Leak resistance
  • High-pressure capability
  • Good temperature resistance
  • Compact joint geometry

For copper-to-copper tubing, phosphorus-bearing copper filler alloys are commonly used. Some of these fillers can provide self-fluxing action on clean copper, so separate flux may not always be required.

For copper-to-brass, the filler and flux requirements depend on the alloy system and joint design.

For copper-to-steel, more care is required. Phosphorus-bearing filler metals should not simply be transferred from copper-to-copper practice because brittle compounds can form with ferrous materials. A suitable phosphorus-free filler and compatible flux are normally selected instead.

HVAC brazing quality also depends on tube preparation, fit-up, heating technique, filler distribution, and oxidation control inside and outside the tubing.

HVAC brazing copper refrigerant line with copper-to-copper and copper-to-steel joint examples

What Are the Advantages and Limitations of Brazing?

Brazing offers several manufacturing advantages, but it also places tight requirements on surface condition and joint design.

Advantages Limitations
Lower distortion than many welding processes Joint clearance is important
Joins dissimilar metals Surface cleanliness is critical
Good for thin sections Filler compatibility must be verified
Can create leak-tight joints Service temperature is limited by filler alloy
Suitable for complex assemblies Flux residues may require cleaning
Can be automated Poor joint design can reduce strength
Base metals remain solid Heating must still be controlled

Because the base metals do not melt, brazing can preserve thin sections and precision geometries better than some fusion processes.

The trade-off is that brazing is less forgiving of contaminated surfaces, unsuitable clearances, or incorrect alloy selection. A visually neat joint can still perform poorly if filler has not penetrated the intended joint area.

FAQ About Brazing

1. What temperature is considered brazing?
Brazing uses filler metals with a liquidus temperature above 450°C (840°F) while remaining below the melting temperature of the base metals.

2. Does brazing melt the base metal?
No. The base metals remain solid during brazing. Only the filler metal is melted and distributed through the joint.

3. Is brazing stronger than soldering?
Brazed joints generally support higher mechanical loads and service temperatures than soldered joints, but actual strength depends on the filler alloy, base materials, clearance, joint geometry, and loading.

4. Can copper be brazed?
Yes. Copper is commonly brazed in HVAC, refrigeration, plumbing, heat exchangers, and electrical assemblies.

5. Does copper brazing need flux?
Not always. Certain phosphorus-bearing filler metals are self-fluxing on copper-to-copper joints, although other material combinations may require flux.

6. Is brazing the same as welding?
No. Welding normally melts and fuses the base material, while brazing joins solid base metals using a separate molten filler.

Brazing is most successful when the filler alloy, flux or atmosphere, joint clearance, and heating method are selected as one system rather than as separate choices. For engineering projects, the base-metal combination and service conditions should always be defined before choosing the brazing process.

Tags: , , , ,
Posted in best pcb, Electrical Components, PCB Technology, SMT Technology | No Comments »

« Older Entries
Newer Entries »