Precision 0201 PCB Assembly Services for Prototypes and Production

November 3rd, 2026

0201 PCB assembly helps manufacturers fit more functionality into compact electronic products while keeping small-component placement and soldering under control. For a board populated with miniature resistors and capacitors, a successful build depends on matching the component, footprint, printed solder paste and reflow process. Here, 0201 refers to the imperial package designation, commonly associated with a nominal body size of 0.6 × 0.3 mm and the metric code 0603.

At EBest Circuit (Best Technology), we offer PCB fabrication, component sourcing and assembly support for prototype and production projects. Our SMT capabilities extend down to 01005 components and include solder paste inspection, placement, reflow and automated optical inspection. Email sales@bestpcbs.com to discuss your 0201 assembly requirements, order quantities and testing scope.

What Does Our 0201 PCB Assembly Service Include?

Our 0201 PCB assembly service combines board manufacturing, component supply, SMT assembly and project-specific testing. You can source the complete assembly through EBest Circuit or use a supply arrangement that incorporates materials you already own.

Full turnkey assembly. We manufacture the PCB, procure the components and assemble the board. This suits projects where your team wants one supplier to coordinate the bare boards and the populated assemblies.
Partial turnkey assembly. You supply selected components, and we source the remaining items. This is useful when a processor, custom device or long-lead component has already been purchased.
Consignment assembly. You provide the boards and components for assembly. Material quantities, packaging and readiness are reviewed before scheduling the build.

For 0201 orders, the service connects three areas that directly affect the finished board.

Component and footprint compatibility. DFA and incoming inspection help establish whether the supplied parts match the BOM and intended mounting geometry. The exact manufacturer part number identifies the body, termination and electrical specifications.
Printing and placement. Stencil fabrication, solder paste printing, placement and reflow turn the approved design into soldered connections. Small 0201 deposits require consistent printing and suitable termination overlap.
Inspection and testing. The inspection scope addresses assembly workmanship, while agreed functional tests assess the required circuit behavior. Test development and fixture needs can be included in the project discussion.

The quotation can therefore cover the complete assembled-board requirement, including the chosen sourcing arrangement and testing scope.

What Capabilities Support Reliable 0201 Component Assembly?

Reliable 0201 assembly requires repeatable solder deposits, accurate component placement and a thermal process suited to the complete board. Small changes become significant when each component body is only a fraction of a millimeter wide.

Our equipment includes a Yamaha YSM20R surface mounter, a SINIC-TEK S8080 3D SPI system and a SINIC-TEK A510DL 3D AOI system. These support placement, printed-paste measurement and post-reflow inspection at different stages of the build.

The following comparison shows where imperial 0201 sits among common miniature passive packages.

Imperial package	Common metric code	Nominal body length × width	Calculated body area	Assembly consideration
0402	1005	1.0 × 0.5 mm	0.50 mm²	Larger features generally provide more room for placement, inspection and rework
0201	0603	0.6 × 0.3 mm	0.18 mm²	Smaller deposits and terminations make print and placement consistency more demanding
01005	0402	0.4 × 0.2 mm	0.08 mm²	Finer features require further attention to paste release, handling and inspection resolution

An 0201 body occupies 64% less nominal area than a 0402 body. The total board-space saving depends on the pads, component spacing, routing and access requirements.

These dimensions describe component bodies. Footprints, stencil openings, height limits and electrical ratings follow the selected part. In particular, metric 0201M identifies a different, smaller package family, so the sizing convention must remain clear throughout the BOM and assembly data.

Can We Assemble 0201 Components Alongside BGAs and Larger Parts?

Yes. We support boards that combine 0201 passives with BGAs, larger surface-mount devices and through-hole components. The assembly approach depends on how these packages share solder paste, board space and thermal exposure.

Mixed-package assembly has three main process considerations.

Different joints need different solder volumes. An 0201 termination uses a much smaller deposit than a large connector pad. A thick stencil can make paste release difficult through a small opening, while a thin stencil can leave larger joints short of solder. Aperture design and paste selection help balance these requirements. A stepped stencil may be considered where the layout allows separate thickness regions.
Small and large components heat differently. BGAs, connectors and copper-heavy regions can respond differently to reflow than nearby 0201 parts. Profiling evaluates the temperature behavior across representative locations so joint formation and component temperature limits can be assessed together.
The package combination determines inspection access. Optical inspection can examine visible 0201 placement and joints, while BGA connections beneath the package may require X-ray inspection. Close spacing and tall neighboring parts also affect visibility and access for potential rework.

For a compact board with a BGA processor surrounded by 0201 decoupling capacitors, the assembly review needs to consider both package types together. Their paste requirements, thermal behavior and inspection access all contribute to the same build.

Our SMT and mixed-assembly services allow these requirements to be discussed within one PCB assembly project, including any through-hole operations needed for connectors or other larger parts.

How Do We Support 0201 PCB Assembly from Prototype to Production?

We support initial prototype builds and subsequent production orders, with the assembly scope matched to the stage of the project. For 0201 designs, the transition centers on establishing a workable first build and carrying its relevant manufacturing conditions into repeat orders.

Prepare the first build around the actual parts. The BOM, PCB layout and component packaging establish the starting point for assembly review. Particular attention goes to 0201 footprint compatibility and the supply format available for a small prototype quantity.
Use the prototype to evaluate assembly behavior. Printing, placement, reflow and inspection reveal how the design performs in manufacture. Uneven deposits, component skew or lifted terminations provide specific feedback for a process or layout adjustment. Electrical testing then evaluates the agreed circuit functions.
Resolve changes before increasing quantities. A footprint correction, component substitution or revised test requirement can affect the next build. Incorporating those changes into the approved design and BOM gives the production order a clear manufacturing basis.
Plan repeat orders around material supply and setup. Component availability, tape format, board revision and test requirements affect both scheduling and repeatability. A change from prototype cut tape to production reels, for example, changes the supply and feeder preparation even when the fitted part number remains the same.

Prototype and production quantities can be quoted together. This helps your team compare initial setup costs with later batch pricing and discuss component purchases against expected demand.

Include the first-build quantity and anticipated repeat-order quantities when contacting us. We can review the supply and assembly scope for both stages.

How Do We Control Quality in 0201 PCB Assembly?

Quality control begins with the relationship between the PCB footprint and the selected component, then follows the assembly through printing, placement and soldering. Our process includes DFA checks, incoming inspection, SPI and post-reflow inspection.

For 0201 components, several defects deserve particular attention.

Tombstoning. One termination lifts when soldering forces become unbalanced. Land geometry, solder quantity, placement and temperature differences can contribute.
Component skew. A rotated or displaced part can reduce termination overlap. Placement condition and the final soldered position both matter.
Insufficient solder or open joints. A missing or inadequate deposit can leave a termination poorly connected. Paste inspection helps identify printing problems before reflow.
Solder bridging. Excess or misplaced solder can connect conductors that should remain separate. Printing condition, spacing and the finished joint all need evaluation.

SPI provides information about deposited paste, while AOI examines visible features after soldering. On boards containing BGAs or other hidden joints, X-ray inspection addresses features that optical inspection cannot directly view. Functional testing evaluates the specified circuit behavior.

The inspection plan should connect each method to the relevant defect and acceptance requirement. A passing visual inspection alone cannot establish every component value or every aspect of circuit operation.

What Affects 0201 PCB Assembly Cost and Lead Time?

0201 PCB assembly pricing depends on the complete build. The package size contributes to process demands, while component supply, board complexity, quantities and testing determine much of the total quotation.

Quotation factor	Effect on cost	Effect on lead time
Component availability and packaging	Procurement cost, reel quantities and handling requirements affect the material total	A critical unavailable part can delay the complete build
Number of placements and unique parts	Placement workload and feeder setup influence assembly effort	More setup and verification work can extend preparation
Mixed package sizes and assembly sides	Stencil planning, additional passes and process development add work	Printing and thermal evaluation may be needed before release
Order quantity and repeat demand	Setup costs are distributed across the batch	Material planning and production scheduling depend on the required quantities
Inspection and functional testing	Programming, fixtures and test time contribute to the quoted scope	Fixture preparation or test development can precede assembly completion

A low component count does not automatically produce a low-cost order. A small prototype batch still requires preparation, and a single difficult-to-source device can dominate the schedule.

Similarly, assembly-line processing time is only one part of delivery. PCB fabrication, material readiness, engineering review and testing all affect the date on which finished assemblies can ship.

For a useful quotation, send the Gerber files, BOM with manufacturer part numbers, placement data, assembly drawing, quantities and target delivery date. Include any functional test specification or special acceptance requirement so the price covers the intended finished product.

Why Choose EBest Circuit for 0201 PCB Assembly?

EBest Circuit combines PCB fabrication, component sourcing and assembly support for compact electronic designs. For an 0201 project, that combination helps connect board geometry, component supply and soldering requirements within the same manufacturing discussion.

PCB and assembly support through one supplier. A small land-pattern or board-layout issue can affect 0201 soldering. Having fabrication and assembly services together gives your team one point of coordination for discussing those interactions.
Procurement through manufacturers and authorized distributors. Our sourcing service supports BOM-based purchasing, including the exact device and package required by the design. This is particularly relevant when miniature parts have similar descriptions but different ratings or dimensions.
Equipment for small-component assembly and inspection. Our SMT capability extends down to 01005, with SPI and AOI available at their respective process stages. For 0201 builds, this supports examination of both the printed deposit and the finished placement.
Supply options that fit existing inventory. Full turnkey, partial turnkey and consignment arrangements let you combine our manufacturing support with components or boards already held by your team.

For a new design, these services bring the board, materials and assembly questions into the quotation early. For an existing product, they provide a way to discuss repeat supply around the established BOM, layout and testing requirements.

FAQs About Our 0201 PCB Assembly Services

Can you accept cut-tape 0201 components for a prototype order?

Cut tape is among our supported component supply formats. Feeder compatibility, tape condition, usable leader length and the quantity available for setup need to be reviewed for the specific parts. Include the packaging format when requesting a consignment quotation.

Can 0201 components be assembled on both sides of a PCB?

Yes, double-sided SMT can include 0201 parts. The assembly sequence must account for the second thermal cycle, first-side component retention and support for the board during processing.

Does every 0201 assembly require nitrogen reflow?

Nitrogen is a process option whose value depends on the solder paste, surface finish and wetting behavior. The 0201 package designation alone does not establish that it is required. The atmosphere should be selected with the complete soldering process.

Can 0201 components be hand-soldered or reworked?

Skilled technicians can work on 0201 parts with suitable magnification and controlled tools. Closely spaced neighboring components and small pads make access and heat control important. A repaired location may also require cleaning, inspection and electrical retesting.

Can a 0402 component be replaced by a 0201 equivalent without changing the PCB?

A smaller replacement requires evaluation of both the footprint and electrical specifications. Matching resistance or capacitance alone is insufficient. Voltage rating, power capability, temperature behavior and termination fit can differ, so a footprint revision may be necessary.

Are additional components needed for a consigned assembly order?

Setup, handling and potential replacement needs can require parts beyond the exact fitted quantity. The allowance depends on packaging, component type and batch size. It should be agreed during quotation, especially when only a limited quantity of an expensive or scarce part is available.

For your next 0201 PCB assembly project, email sales@bestpcbs.com with your board files, BOM and required quantities. Tell us whether you need a prototype build, repeat production or a combined supply plan, and we can review the assembly and quotation requirements with you.

Tags: 0201 PCB Assembly
Posted in PCB Assembly / PCBA | Comments Closed

Microstrip PCB: Structure, Impedance and Design Checks

November 2nd, 2026

A microstrip is a planar transmission line with a conductor on an outer PCB surface and a reference plane separated by dielectric material. Keysight defines it as a thin conductive trace printed or etched on the top of an insulating substrate with a parallel ground plane on the other side. Because some electromagnetic field exists in air and some in the substrate, impedance and effective permittivity depend on both geometry and material.

Microstrip transmission line on an RF printed circuit board — A microstrip trace is referenced to a plane through the dielectric below it.

How Does a Microstrip PCB Trace Work?

The signal and its return current form a transmission structure. At high edge rates or RF frequencies, the trace cannot be treated as an ideal wire. Its width, copper thickness, distance to the reference plane, dielectric properties and surrounding structures determine characteristic impedance, delay, loss and radiation.

Detailed Microstrip Design Parameters

Parameter	Model input	Practical effect
Trace width	Finished top/bottom width or etch profile	Changes impedance and conductor loss
Copper thickness	Finished copper including plating where applicable	Changes cross-section and impedance
Dielectric height	Pressed distance to the reference plane	Strongly affects field spread and impedance
Material Dk/loss	Grade-specific design model at frequency	Controls delay, geometry and dielectric loss
Copper roughness	Model appropriate to foil/treatment	Can increase high-frequency attenuation
Solder mask	Thickness and dielectric behavior	Changes effective impedance for covered lines
Reference plane	Continuous geometry and openings	Controls return path and discontinuities

Microstrip vs Stripline vs Coplanar Waveguide

Structure	Field location	Strength	Trade-off
Microstrip	Outer layer, air and substrate	Easy probing and components	More exposed to radiation and environment
Stripline	Internal trace between planes	Better field containment	More vias and less direct access
Grounded coplanar waveguide	Outer trace with adjacent ground and lower plane	Useful field control and grounding	Gap, via fence and launch geometry become critical

How Is Microstrip Impedance Calculated?

Use a field solver with the proposed production stackup rather than a single generic formula for sign-off. Closed-form equations are useful for early estimates, but real boards include copper thickness, trapezoidal etch, solder mask, roughness and anisotropic materials. For differential microstrip, pair spacing and symmetry also matter.

Stage	Input quality	Output use
Early estimate	Nominal Dk and geometry	Choose layer and approximate width
Fabricator calculation	Actual laminate, pressed thickness and finished copper	Set production artwork and coupon
EM extraction	Launches, bends, vias and local structures	Analyze discontinuities and RF behavior
Coupon measurement	Controlled test structure	Verify the manufactured process

Reference-Plane and Return-Path Rules

Keep a continuous reference plane beneath critical microstrip routes. Plane gaps, slots and poorly placed transitions force return current to detour, increasing loop area and potentially creating reflection, crosstalk and EMI. When a signal changes layers or reference planes, provide an appropriate nearby return connection based on the interface and stackup.

Nearby copper features also change the field. Ground pours, component pads, shields and board edges can alter local impedance when they sit inside the line’s field region. Define keep-outs or model the real copper instead of assuming an isolated textbook microstrip. The same review applies to differential pairs whose spacing changes near pads and connectors.

RF Launches, Bends and Via Transitions

A nominally correct straight line can still fail at connectors, pads, neck-downs, bends and vias. Model the launch as part of the channel. Miters or curved bends may reduce excess capacitance in some geometries, but the correct shape comes from the actual frequency and stackup. Ground-via placement and anti-pad geometry should be evaluated together with the signal transition.

Production Checklist

Microstrip PCB engineering release checklist — Release the line only after stackup, geometry and acceptance evidence agree.

Freeze material grade, dielectric thickness and copper construction.
Use finished trace geometry and agreed etch tolerance.
Document impedance target, tolerance, net class and test method.
Keep the reference plane continuous below the line.
Review solder-mask coverage and connector launches.
Specify coupon design, location and report requirements.
Recalculate after any material or stackup substitution.

Common Microstrip Failures

Using a generic Dk rather than the laminate’s design value.
Ignoring solder mask on a tightly controlled line.
Routing across a reference-plane opening.
Optimizing the trace while leaving the connector launch unmodeled.
Measuring a coupon that does not represent the routed layer or geometry.

FAQ

Is every outer-layer trace a microstrip?

Only when it behaves as a transmission line referenced to an appropriate plane. Low-speed traces may not need transmission-line treatment, but the physical structure can still be microstrip-like.

Is microstrip always 50 ohms?

No. Fifty ohms is common in RF systems, but the target comes from the interface and system design.

Does a wider trace increase or decrease impedance?

With other inputs fixed, a wider microstrip generally lowers characteristic impedance. Recalculate the complete geometry rather than changing width alone.

When is stripline better?

Stripline is useful when field containment and reduced exposure are priorities and internal-layer routing is acceptable.

Sources

For a microstrip PCB stackup and manufacturability review, send fabrication data, material, frequency and impedance requirements to sales@bestpcbs.com. EBest Circuit can review manufacturing inputs; final RF performance remains subject to the customer’s design and validation.

Posted in bestpcb | No Comments »

PCB Crosstalk Simulation: Inputs, Metrics and Validation

November 2nd, 2026

PCB crosstalk simulation estimates unwanted coupling from an aggressor interconnect into a victim interconnect. Useful results require more than drawing two parallel traces: the model must represent the production stackup, conductor geometry, coupled length, return path, vias, source behavior, receiver loading and the frequency or edge-rate range of interest. The simulation should answer a defined design question, such as whether induced noise violates a receiver threshold or reduces an eye-diagram margin.

High-speed PCB crosstalk simulation with coupled traces and waveforms — Crosstalk depends on the physical channel and the electrical behavior of the connected I/O.

What Is PCB Crosstalk?

Crosstalk is unintended electromagnetic coupling between nearby conductors. Changing voltage and current on the aggressor create electric and magnetic fields that induce a signal on the victim. Siemens identifies coupled length, spacing, stackup position, driver behavior and termination among the factors that control the result. Ansys similarly explains that dense routing can place traces close enough for unwanted coupling and recommends board-level analysis when routing rules alone do not establish adequate margin.

Near-end crosstalk (NEXT) is observed at the victim end near the aggressor source. Far-end crosstalk (FEXT) is observed at the opposite end. Their polarity and magnitude depend on the geometry, propagation behavior, termination and observation definition. Always label the ports and probing points in the report.

Detailed Simulation Parameters

Input	What the model needs	Risk if simplified incorrectly
Stackup	Layer order, dielectric thickness, Dk/loss model and reference planes	Incorrect impedance, delay and field distribution
Copper geometry	Finished width, thickness, spacing and etch profile	Coupling and impedance do not represent production
Coupled length	Actual parallel run and changing separation	A short local coupling region becomes overstated or missed
Vias and transitions	Barrels, pads, anti-pads, stubs and return vias	Via-to-via and cavity coupling are omitted
I/O models	IBIS/SPICE/AMI or defined source and load behavior	Noise amplitude and timing use unrealistic edge strength
Termination	Source, parallel, differential or device termination	Reflections alter the observed crosstalk waveform
Analysis range	Time step, rise/fall time or frequency sweep	Relevant spectral content is not captured
Acceptance metric	Voltage, S-parameter, eye, jitter or receiver threshold	Plots are produced without a pass/fail decision

Pre-Layout vs Post-Layout Crosstalk Simulation

Approach	Best use	Model detail	Limitation
Pre-layout what-if model	Set spacing, layer and topology constraints	Representative stackup and parameter sweeps	Cannot include every final route and discontinuity
Post-layout extraction	Check actual aggressor/victim geometry	Routed traces, layers, vias and nearby structures	Quality depends on imported material and I/O data
3D EM extraction	Dense vias, connectors, launches or nonuniform structures	Full electromagnetic geometry in a bounded region	Higher setup and computation cost
Bench measurement	Correlate prototypes and production channels	Physical coupons or completed boards	Measurement fixtures and calibration affect the result

Altium’s documentation notes that its crosstalk analysis is post-layout because routed nets are required. Pre-layout simulation still has value for developing constraints, but final sign-off should incorporate the released geometry and applicable models.

Which Crosstalk Metrics Should Be Checked?

No single metric fits every interface. Time-domain NEXT and FEXT show induced voltage relative to switching events. Frequency-domain S-parameters quantify coupling versus frequency; mixed-mode terms are useful for differential pairs and mode conversion. Eye diagrams can show the combined effect of coupling, loss, reflections and timing, while jitter or receiver-mask measurements connect the channel result to protocol margin.

Metric	Answers	Important condition
Peak NEXT/FEXT voltage	How large is the induced transient?	State driver pattern, edge rate, load and probe point
Coupling S-parameter	How does coupling change with frequency?	State port mapping, reference impedance and mode
Eye height/width	Does the combined channel preserve receiver margin?	Use correct data rate, pattern and receiver assumptions
Timing or jitter	Does aggressor activity move victim crossings?	Separate deterministic coupling from other jitter sources

Crosstalk Simulation Workflow

PCB crosstalk simulation input and metrics workflow — Geometry, models and acceptance criteria must be controlled together.

Define the victim and aggressors. Include clocks, data, strobes, power-related switching and I/O routes that share a meaningful coupling region.
Set the acceptance criterion. Use the interface’s receiver or system requirement rather than a universal spacing slogan.
Import the production stackup. Confirm finished copper, dielectric thickness and relevant material models with the fabricator.
Extract the actual geometry. Preserve spacing changes, reference-plane discontinuities, transitions and return vias.
Assign electrical models. Use appropriate driver, receiver and termination behavior.
Run useful cases. Sweep plausible process and geometry variation, not only a single nominal case.
Identify the dominant mechanism. Separate trace-to-trace, via-to-via, cavity and common-mode contributions where possible.
Change one design variable at a time. Compare spacing, layer, coupled length, reference placement, termination or via structure.
Correlate high-risk channels. Use coupons, TDR, VNA or oscilloscope measurements with documented fixtures and calibration.

How Geometry Changes Crosstalk

Increasing separation generally reduces coupling, while longer parallel runs generally increase it. Moving a trace closer to a solid reference plane can contain more of its field, but the final effect depends on the complete geometry. Routing critical signals across plane gaps or close to I/O nets can create additional return-path and EMI problems. Differential symmetry also matters because imbalance can convert differential energy into common-mode noise.

A fixed “three-width rule” or similar spacing heuristic can be a conservative starting constraint, but it is not a universal pass condition. The acceptable spacing for a slow control line and a fast low-voltage memory interface may differ even on the same board. Simulation should use the actual edge spectrum and receiver margin.

Simulation vs Measurement: What Each Can Prove

Simulation isolates design variables and enables early sweeps before hardware exists. Measurement checks the physical realization, including fabrication variation and effects omitted from the model. Neither automatically validates the other. Correlation requires matching geometry, port locations, stackup, fixtures, terminations, stimulus and bandwidth. Siemens’ via-to-via crosstalk work demonstrates the value of comparing simulation with S-parameter and time-domain measurements on controlled test boards.

When results disagree, first audit input data and reference planes, then fixture removal, calibration, model bandwidth and material values. Do not tune an arbitrary parameter solely to force agreement without a physical explanation.

Common Modeling Mistakes

Using nominal line width instead of the finished production geometry.
Ignoring plane splits, voids, connector launches or via fields.
Simulating frequency alone while the real risk is a fast edge with broad spectral content.
Using ideal voltage sources when device output impedance and edge rate determine aggressor strength.
Reporting NEXT or FEXT without port definitions and observation locations.
Judging a color plot without a numerical acceptance criterion.
Assuming a nominal pass covers dielectric, etch and registration variation.

FAQ

Do all PCB nets need crosstalk simulation?

No. Prioritize fast edges, low-noise analog victims, clocks, strobes, dense buses and routes with long close coupling or difficult transitions.

Is trace spacing enough to control crosstalk?

Spacing is important, but coupled length, reference structure, layer, edge rate, termination and vias also matter. Use spacing rules as constraints and simulation for risk-specific confirmation.

Should simulation use clock frequency or rise time?

Both context and edge behavior matter. A low repetition-rate signal can still contain high-frequency energy when its transitions are fast.

What fabrication data should be confirmed?

Confirm material model, pressed dielectric thickness, finished copper, trace/space tolerance, etch profile, via geometry and the final stackup used for impedance control.

Sources

For PCB manufacturability and stackup review, send the released fabrication data, target stackup, controlled-impedance requirements, quantities and acceptance needs to sales@bestpcbs.com. EBest Circuit can review manufacturing inputs; system-level signal-integrity acceptance remains the customer’s design responsibility.

Posted in bestpcb | No Comments »

EMI Shielding Film for FPC: Stack-Up, Grounding and Design Checks

November 2nd, 2026

EMI shielding film is a thin multilayer material laminated onto a flexible printed circuit to reduce electromagnetic coupling while preserving a low-profile, bendable construction. It is not simply decorative metal foil. Its protective layer, shielding layer and conductive adhesive must form a controlled electrical and mechanical interface with the FPC.

Selection should start with the required frequency range, shielding target, total thickness, grounding method, bend condition and lamination process. A film that performs well on a flat test coupon can still fail after poor grounding, creasing, over-pressing or repeated dynamic bending.

Flexible printed circuit laminated with a thin dark EMI shielding film on a laboratory inspection bench — EMI shielding film adds a thin conductive layer to an FPC, but its ground interface and press process determine whether the shield works in the finished assembly.

What Is EMI Shielding Film?

Shielding film for FPC commonly combines a protective surface, a conductive shielding layer and a conductive or anisotropic conductive adhesive. TATSUTA describes product families with thermosetting adhesive for FPC processing, pressure-sensitive versions for selected devices and supplementary grounding films. The exact construction varies by series, so design values must come from the selected supplier data sheet.

Layer or feature	Primary job	Design risk
Protective layer	Handling and surface protection	Cracking, abrasion or excess stiffness
Shielding layer	Conductive path for field attenuation	Discontinuity, crease damage or inadequate frequency performance
Conductive adhesive	Bonding and electrical connection to ground features	High contact resistance or incomplete penetration
Release/transfer film	Processing support before lamination	Wrong removal sequence or contamination

Detailed Film Parameters and Practical Meaning

As one product-specific example, TATSUTA’s SF-PC3900R1-C and R2-C sheet reports total pressed thicknesses of 12 µm and 13 µm, with shielding-layer thicknesses of 1 µm and 2 µm respectively. These are not universal values and must not be copied to another series.

Parameter	What to verify	Why it matters
Total thickness after press	Finished laminate, adhesive flow and tolerance	Changes connector fit, bend stiffness and enclosure clearance
Shield effectiveness	Frequency, fixture, grounding and test method	A dB value without test conditions is not transferable
Contact resistance	Ground-pad geometry, pressure and aging	High impedance weakens the RF return path
Peel strength	Initial and aged adhesion to the actual coverlay	Delamination creates mechanical and electrical discontinuities
Press conditions	Temperature, pressure, time and release sequence	Controls adhesive flow, bonding and dimensional stability
Flex performance	Static bend or dynamic cycles, radius and direction	Film selection for a folding hinge differs from a fixed cable

Layer diagram showing protective, shielding, adhesive, coverlay, copper and polyimide layers — Use the selected supplier’s real layer construction; thickness, adhesive and ground behavior differ between film families.

Shielding Film vs Copper Foil, Conductive Tape and Shield Cans

Option	Best fit	Main trade-off
FPC EMI shielding film	Thin flexible circuits and folded assemblies	Requires controlled lamination and grounding
Copper foil with conductive adhesive	Local grounding, repair or simple shielding geometry	Can add stiffness and edge stress
Conductive fabric or tape	Conformable enclosure and gap treatments	Assembly consistency and long-term adhesion
Board-level shield can	Rigid PCB component regions	Height, soldering, seams and rework

Grounding Design Rules

Define where the film connects to the FPC ground rather than assuming full-area contact.
Use the supplier’s recommended exposed-ground geometry and press construction.
Keep the return path short and distributed where high-frequency performance requires it.
Do not bridge a true isolation barrier with shielding film or grounding features.
Check connector shells, chassis contacts and cable exits as part of the complete shield path.
Measure contact resistance after lamination and after environmental or flex testing.

Lamination and Assembly Process

Verify material identity, storage condition and shelf-life requirements.
Clean and inspect the FPC coverlay and exposed grounding regions.
Align the film without wrinkles, trapped contamination or unintended overlap.
Apply the supplier-specified temperature, pressure and time.
Remove transfer film in the correct sequence and inspect edges and apertures.
Measure dimensions, adhesion and ground continuity before final assembly.

Pressing parameters are a material-system requirement, not a universal FPC recipe. Excessive pressure can distort fine features or force adhesive into unintended areas; inadequate pressure can leave weak bonding and unstable contact.

Bend and Mechanical Design Checks

Keep abrupt film edges, grounding transitions and thickness steps away from the highest-strain bend zone. Evaluate the full laminated stack, not the base polyimide alone. Static installation bends and repeated dynamic flex require different evidence. Define bend radius, flex direction, cycle count, temperature and fixture geometry, then inspect resistance and shielding performance after testing.

Common Failures and Root Causes

Failure	Possible cause	Verification
Weak shielding	Poor ground contact, wrong film or uncontrolled aperture	Frequency-specific test and ground-resistance check
Delamination	Contamination, wrong press cycle or incompatible coverlay	Peel and environmental testing
Cracking at bends	Film too stiff, radius too small or edge in strain zone	Section inspection and flex cycling
Connector fit problem	Finished thickness not included in tolerance stack	Measure pressed stack and mating geometry
Intermittent noise	Ground contact changes during movement	Monitor resistance and RF behavior while flexing

Validation Checklist

Confirm film series, lot and storage history.
Document final thickness and dimensional change after pressing.
Measure grounding continuity and contact resistance.
Inspect film edges, apertures, wrinkles and adhesion.
Run bend testing that represents the final product motion.
Test emissions or susceptibility with the final cables, enclosure and operating modes.
Record the exact fixture, frequency range and acceptance limit.

FAQ

Can EMI shielding film be used on a rigid PCB?

Conductive films and tapes can be used in rigid assemblies, but FPC shielding film is optimized around flexible-circuit construction and lamination. Confirm compatibility with the actual surface and process.

Does thicker shielding film always work better?

No. Shielding depends on material, frequency, grounding, apertures and test conditions. Extra thickness can reduce flexibility and create mechanical problems.

Where should shielding film connect to ground?

Use defined exposed grounding features and the film supplier’s recommended construction. The connection must remain low impedance after pressing, bending and environmental exposure.

Can shielding film cross a dynamic bend?

Only when the selected film and complete FPC stack are qualified for the required bend radius, direction and cycle count. A static-fold product is not proof of dynamic-flex life.

Sources

For a flexible PCB stack-up, shielding-film opening and assembly review, send the controlled drawing, selected material series, bend requirements and validation targets to sales@bestpcbs.com.

Tags: conductive shielding film, emi shielding film, flexible pcb emi, fpc shielding film
Posted in bestpcb | No Comments »

Turnkey IPC Class 3 PCB Assembly Services with BGA X-Ray Inspection

November 2nd, 2026

IPC Class 3 PCB assembly is intended for electronics that must keep running or respond on demand when failure would have serious consequences. A Class 3 build can put three different inspection problems on one board: exposed controller leads, solder balls under a BGA and connector pins inside plated holes.

At EBest Circuit, engineers with 20 years of PCB and PCBA experience review your design before we release it to our own PCB and assembly factories. You receive a design-for-manufacture (DFM) report and a BOM optimization list. For a fine-pitch BGA, that review can flag a footprint mismatch before parts are ordered and identify hidden joints that need X-ray inspection. Send your assembly drawing and BOM to sales@bestpcbs.com for an engineering review and turnkey quote.

Which Products Need IPC Class 3 PCB Assembly?

Flight control computers, ventilator controllers and railway signaling boards are examples of products that may require IPC Class 3 PCB assembly. The common requirement is that the board must keep working without interruption or respond reliably at the moment it is needed.

Application	Examples of boards and equipment
Aerospace	Flight control computers, satellite telemetry boards
Defense	Radar signal processors, tactical radio controllers
Life-support and implantable devices	Ventilator controllers, pacemaker pulse generators
Diagnostics and patient monitoring	MRI acquisition boards, patient-monitor alarm boards
Automotive safety	Airbag control units, electronic braking controllers
Rail transport	Signaling interlocks, onboard brake controllers
Nuclear and grid protection	Reactor trip controllers, protective relay boards
Industrial safety	Emergency-stop controllers, safety interlock boards
Remote or harsh environments	Subsea instrument controllers, downhole telemetry boards

The product owner specifies the IPC class for the individual assembly. For example, a patient monitor’s alarm board and a service accessory for the same monitor can have different acceptance requirements.

IPC Class 2 vs Class 3 for Solder Joints

The same placement offset can satisfy a Class 2 limit and exceed a Class 3 limit. Consider a rectangular chip whose termination extends sideways beyond its pad. Under the side-overhang criterion in IPC-A-610E §8.3.2.1, the narrower of the termination and pad determines the reference width.

For a 0.40 mm termination on a 0.50 mm pad, the reference width is 0.40 mm.

Side overhang	Class 2	Class 3
Maximum, % of reference width	50%	25%
Maximum for this chip	0.20 mm	0.10 mm
Measured at 0.15 mm	Within limit	Exceeds limit

The 0.15 mm offset matters even if the board powers on. This example illustrates one feature under revision E. Production acceptance follows the revision specified on the order and the criteria for the actual termination.

How EBest Circuit Inspects Assemblies to IPC-A-610 Class 3

We match each inspection to the connection on the drawing. J-STD-001 covers soldering materials and processes. IPC-A-610 provides workmanship criteria for evaluating the finished assembly.

Connection	Inspection focus
Gull-wing lead	Side overhang, joint width, heel fillet
Through-hole pin	Barrel fill, wetting, land coverage
BGA solder balls	Alignment, bridges, void patterns

Visible leads and connector pins. Optical inspection can show a displaced lead or a bridge between exposed pins. On a through-hole connector, the solder fillet at the board surface shows wetting there. The amount of solder inside the barrel needs separate evaluation if it cannot be seen from that view.

Hidden BGA joints. X-ray can reveal a bridge beneath the package. A functional test can show whether the processor boots and communicates under the specified conditions. Where both are required, we agree on the packages to inspect, X-ray acceptance criteria, sampling and the records to retain for each lot or serial number.

What Determines IPC Class 3 PCB Assembly Lead Time?

Our general turnkey PCBA planning reference is 10–12 business days from confirmed files and purchase order. For a Class 3 order, the ship date also depends on when the complete kit, first article and required tests are ready.

Parts availability. PCB fabrication and sourcing can run in parallel. If the processor arrives after the bare boards, its arrival sets the earliest SMT start. A missing through-hole connector can still hold up shipment after SMT is complete.
First-article approval. When the customer needs to review the first assembled board before the rest of the lot runs, that review belongs in the production schedule.
Test readiness. A fixture can be prepared during fabrication. If the fixture or released firmware arrives late, assembled boards may still have to wait for functional testing.

For a repeat order, an unchanged board revision and test procedure may allow the existing setup to be reused. A quote should distinguish the first-article ship date from the tested production-lot ship date.

What Drives IPC Class 3 PCB Assembly Costs?

The price depends on what the factory sets up once and what it must do for every board. That distinction is especially useful when comparing a prototype quote with a production quote.

Setup and tooling. A stencil or dedicated fixture can serve more than one batch if the design remains compatible. Spread the same fixture charge across 200 boards instead of 20, and its cost per board falls to one tenth.
Components and assembly. Every unit needs its own parts and assembly time. A board with through-hole power connectors requires a soldering operation after the surface-mount stage when that sequence is specified.
Inspection and records. Reviewing one BGA per board and retaining a serial-linked image takes more time than reviewing a sample from the lot. Two quotes for the same BOM can therefore cover different amounts of inspection.

Case Study: IPC Class 3 Requirements for a Portable Diagnostic Device

A Mexico-based medical device manufacturer asked EBest Circuit to assemble a 12-layer HDI board for a portable diagnostic device. Its design combined 01005 components and BGAs. The order called for IPC-A-610 Class 3 workmanship and set a separate BGA void target of 3% or less for this project.

01005 placement. With so little pad area available, control of the printed solder-paste deposit mattered before the components reached reflow.
BGA inspection. After reflow, we used 3D X-ray to examine voiding beneath the packages against the customer’s target.
Unit traceability. We captured process records in the manufacturing execution system so the customer’s quality team could trace an individual board’s production history.

This gave the customer two things to use in a later review: an inspection method for the hidden joints and a way to identify the assembly involved.

Get an IPC Class 3 PCB Assembly Quote

Email sales@bestpcbs.com with these details so we can price the build and identify what controls its ship date.

Board and assembly files. Gerber or ODB++, BOM with manufacturer part numbers, placement data and the released assembly drawing.
Acceptance and testing. Applicable standards, revisions and class. Identify critical BGAs by reference designator and include any X-ray, firmware or functional test requirements.
Order scope. Prototype and repeat quantities, customer-supplied parts and target dates for first articles and completed lots.

We can then separate reusable tooling from the unit price and show which materials or tests affect delivery.

FAQs About IPC Class 3 PCB Assembly

Does a Class 3 bare PCB automatically qualify the assembled board as Class 3?

Bare-board acceptance covers the unpopulated PCB. Once components are fitted, their placement, solder connections and finished workmanship require a separate assembly specification. Identify both requirements when purchasing a turnkey build.

Which revision applies if an older drawing is still in production?

Use the revision invoked by the controlling order and drawing. If they disagree, resolve the discrepancy before production. Moving a legacy design to a newer revision requires agreement on the change.

Can prototypes and production boards use different acceptance classes?

They can when the project documents specify different requirements for each build. A prototype accepted to Class 2 can support firmware development, for example. Production qualification to Class 3 requires evidence from a build evaluated to those criteria.

Does an inspector’s IPC training certificate cover my shipment?

The certificate identifies the person’s training or qualification within its stated scope. Evidence for a shipment must relate to the assemblies supplied, their revision and the acceptance requirements on that order.

Can we approve an alternate component after the first article?

An alternate may change the termination geometry, moisture handling or reflow limits even when its electrical function is equivalent. The engineering review determines which assembly settings, inspection programs or first-article checks need updating before the alternate enters production.

We support prototypes and small batches so your team can validate the design before committing to a production run. For eligible builds with parts and test requirements ready, we offer a 1.5-week PCBA turnaround. Our digital shop floor can retrieve recorded material and product batch details within five seconds, helping your quality team trace affected units if a component lot needs review. For your IPC Class 3 PCB assembly, email sales@bestpcbs.com with your first-article quantity and target date. We’ll quote the inspection coverage and confirm the earliest feasible ship date.

Tags: BGA X-Ray Inspection, ipc class 3 pcb assembly, IPC-A-610 Class 3
Posted in IPC Standard, PCBA | No Comments »

What Is Asymmetric Copper in PCB Design?

November 2nd, 2026

Asymmetric copper in PCB design means that copper is not mirrored evenly across the board. The asymmetry may come from different copper weights on paired layers, unequal copper coverage on opposite layers, or a stackup whose copper and dielectric construction is not balanced around the centerline. These are related conditions, but they are not interchangeable. A board can use several copper weights and still remain symmetric, while a board made from one copper weight can become asymmetric after most of the copper is etched away from only one side.

Asymmetric copper in PCB design with real multilayer board references

What Is the Structure of Asymmetric Copper?

In its most direct core-level form, asymmetric copper uses one dielectric core with different base copper weights on its two faces. For example, one face may use 1 oz copper while the opposite face uses 2 oz copper. In a complete multilayer PCB, the term also covers unequal copper coverage and non-mirrored copper positions, but the unequal-clad core is the clearest physical structure.

The core cross-section below is a schematic and is not drawn to scale. The front and back labels describe a fixed drawing orientation; the released stackup must identify the actual layer numbers so the core cannot be reversed during preparation.

Asymmetric copper core with 1 oz copper on L2 and 2 oz copper on L3

Common asymmetric copper combinations include:

Copper combination	Front side	Back side
0.5 oz / 1 oz	Approx. 17.5 µm	Approx. 35 µm
1 oz / 2 oz	Approx. 35 µm	Approx. 70 µm
1 oz / 3 oz	Approx. 35 µm	Approx. 105 µm
2 oz / 3 oz	Approx. 70 µm	Approx. 105 µm

These are nominal communication values rather than finished-copper tolerances. The production drawing still needs to state the required base copper, finished copper and applicable tolerance for each layer.

Form of asymmetry	What is different	Typical design evidence	Main manufacturing concern
Copper weight asymmetry	Paired or opposing layers use different base copper weights	Stackup table lists different oz/ft² or µm values	Etch capability, material availability and mechanical balance
Copper coverage asymmetry	One side or region retains much more copper after etching	Gerber or ODB++ artwork shows a plane opposite sparse routing	Resin flow, plating distribution and bow or twist
Stackup asymmetry	Copper and dielectric layers are not mirrored about the board centerline	Layer order, dielectric thickness or copper position differs above and below the center	Uneven mechanical and thermal response

The phrase therefore describes a design condition, not a single material grade. The fabrication data must show which type is intended before we can assess it.

Where Can Copper Asymmetry Appear in a PCB?

Copper asymmetry can appear between the two faces of a copper-clad core, between mirror layers of a multilayer board, across different regions of one layer, or between the top and bottom halves of the complete stackup. Each location creates a different review task.

Copper weight, copper coverage and stackup position asymmetry in PCBs

For example, unequal cladding on a core is a material and orientation issue. Unequal copper coverage is primarily an artwork and process-distribution issue. A non-mirrored multilayer construction is a stackup issue even when every individual foil starts at the same thickness. Treating all three as “different copper thickness” hides the actual source of risk.

Why Is Copper Symmetry Preferred in Multilayer PCBs?

Copper symmetry is preferred because it gives the laminate a more balanced structure during pressing, etching, plating, cooling and assembly. Copper, glass reinforcement and resin do not respond identically to process temperature. When the board is strongly unbalanced, the internal forces generated during heating and cooling are also less balanced.

Symmetry also simplifies manufacturing control. Mirror layers with comparable copper weight and coverage demand similar resin filling, etching and dimensional compensation. This does not mean every circuit must be perfectly mirrored. It means any intentional departure should solve a real electrical or mechanical constraint and should be reviewed as part of the complete stackup.

Why Is Asymmetric Copper Used in PCB Design?

Asymmetric copper is used when the circuit cannot meet its electrical or mechanical requirements with a practical symmetric construction. One layer may need heavier copper for a width-limited power path while its opposing layer needs finer features. A rigid-flex transition, embedded structure or application-specific layer sequence may also prevent a perfectly mirrored build.

The design should first test whether routing changes, a wider conductor, a different layer assignment, or a symmetric heavy-copper pair can solve the same problem. If those options increase layer count, block fine-pitch escape routing or create a worse constraint, the asymmetric construction becomes a deliberate engineering choice rather than an accidental imbalance.

Asymmetric Copper vs Standard PCB: What Is the Difference?

For this comparison, a standard PCB means a conventional balanced construction whose paired copper weights, copper positions and dielectric structure are mirrored around the centerline. Asymmetric copper deliberately leaves one or more of those elements unmatched to solve a specific design requirement.

Symmetric copper compared with asymmetric copper across the PCB center plane

Review item	Standard balanced PCB	Asymmetric copper PCB
Stackup planning	Mirror layers normally use comparable copper and dielectric construction	Every unmatched layer or copper condition needs a stated reason
Etching	Paired layers are more likely to share similar process demand	Heavy and fine-feature layers may require separate compensation or process review
Lamination	Resin demand and mechanical response are easier to balance	Copper-free area, copper thickness and layer position require closer review
Flatness	Symmetry helps reduce one source of bow and twist	Flatness risk depends on the full construction and artwork distribution
Inspection	Standard stackup verification may be sufficient	Layer identity, copper thickness and orientation need explicit records
Best use	General multilayer construction and repeatable production	Designs with a documented requirement that a symmetric stack cannot satisfy

For a conventional multilayer PCB, we normally begin with a balanced stack and move to an asymmetric one only when the circuit requirement is clear.

What Is Asymmetric Copper Thickness?

Asymmetric Copper Thickness is the thickness-specific form of asymmetric copper. It means that designated layers or paired faces do not use the same base or finished copper thickness. The drawing must distinguish base foil from finished copper because plating changes the outer-layer result, while inner layers are primarily defined by their starting foil and subsequent processing.

Parameter to specify	Unit or format	Why it matters	Where to record it
Layer identity	L1, L2, L3, etc.	Prevents “top/bottom” orientation errors	Controlled stackup drawing
Base copper weight	oz/ft² or µm	Determines the starting foil and etch depth	One value for every copper layer
Finished copper requirement	Minimum or nominal µm	Separates required result from starting foil	Fabrication notes and acceptance criteria
Copper coverage	Percentage or artwork review	Indicates resin and plating distribution demand	Gerber/ODB++ analysis and DFM record
Minimum line and space	mil or mm by layer	Links copper thickness to etch feasibility	Layer-specific design rules
Dielectric construction	Material, core/prepreg and thickness	Defines spacing, resin supply and mechanical balance	Stackup table
Impedance requirement	Target and tolerance	Connects finished geometry to electrical performance	Controlled-impedance table
Bow and twist limit	Agreed percentage and method	Converts flatness concern into a measurable requirement	Drawing or quality plan

Nominal conversions such as 1 oz/ft² being approximately 35 µm are useful for communication, but the released drawing should use the layer-specific values agreed for production. A list of example copper pairs is not a substitute for the actual stackup.

What Makes Asymmetric Copper Difficult to Manufacture?

The main production difficulty is that the two sides or paired layers do not respond to the same process conditions in the same way. We must preserve the intended core orientation, apply layer-specific etch compensation, evaluate resin demand against copper coverage, control plating distribution and verify flatness after the full board construction is complete.

Production stage	Main difficulty	Manufacturing control
Material preparation	Unequal-clad cores can be reversed if layer identity is unclear	Match the core orientation to fixed layer numbers in the approved stackup
Imaging and etching	Thick copper needs a different etch allowance from thin copper and fine features	Review minimum line and space separately for each copper layer
Lamination	Unequal copper coverage changes resin demand and mechanical balance	Review copper-free area, prepreg resin supply and stack symmetry together
Electroplating	Sparse and dense areas can receive different current density	Check local copper density and use approved balancing features where appropriate
Final inspection	Continuity alone cannot confirm copper thickness, orientation or flatness	Combine thickness measurement, microsection, impedance and bow-and-twist checks as required

Etching, plating, flatness and final inspection require separate controls because each responds to different design data and uses a different acceptance method.

How Does Copper Weight Affect Etching?

Heavier copper requires the etchant to clear a deeper metal layer. During that time, lateral etching also changes the conductor sidewalls. As copper thickness increases, the available line-and-space window usually becomes more demanding, especially when the same layer contains fine gaps and large copper areas.

This is why a heavy copper PCB cannot be reviewed only by current requirement. We also check the smallest conductor, the narrowest clearance, pad geometry, layer position and whether the drawing refers to base or finished copper. An asymmetric design may be workable, but the heavy layer and the fine-feature layer should not automatically share one design rule.

How Does Copper Coverage Affect Electroplating?

Copper coverage affects how current is distributed during electroplating. Sparse and dense regions can plate at different rates, so the finished copper thickness may vary more across a poorly balanced panel. The issue is different from starting foil weight: two layers may begin with equal foil and still have very different plating behavior because their retained copper patterns are not alike.

At DFM, we compare local copper density, large open areas, isolated features and panel distribution. Copper thieving or other non-functional balancing features may improve process uniformity, but they must respect electrical clearance, impedance, creepage and customer restrictions.

How Does Asymmetric Copper Affect PCB Bow and Twist?

Asymmetric copper can contribute to bow and twist because the board develops a less balanced mechanical response during lamination and later thermal cycles. The risk increases when copper thickness, copper coverage and dielectric construction are all unbalanced in the same direction.

However, one unmatched copper value does not predict the finished flatness by itself. Board size, thickness, material, panel layout, retained copper pattern, press construction and assembly temperature also matter. The correct review is therefore the complete stackup and artwork, followed by measurement against an agreed finished-board requirement.

How Does Asymmetric Copper Affect Controlled Impedance?

Asymmetric copper affects controlled impedance when it changes conductor thickness, etched width, dielectric spacing or the reference-plane relationship. Two traces with the same drawn width do not necessarily produce the same impedance if they are made on different copper weights or use different dielectric environments.

For an impedance control PCB, the impedance table should identify the signal layer, reference layer, target, tolerance and intended finished geometry. We calculate and review each controlled structure in its actual stackup instead of copying one trace width across asymmetric layers.

How Does It Affect Current and Heat Distribution?

Thicker copper provides more conductor cross-section, which can reduce DC resistance for the same length and width. That benefit applies to the specific path that receives the extra copper; it does not automatically increase the current capacity of vias, connectors, solder joints or narrow necks elsewhere in the circuit.

Heat distribution is equally path-dependent. A copper-rich plane can spread heat laterally, while a sparse opposing layer may not provide the same thermal path. We therefore review the whole current loop and heat path rather than treating copper weight as a board-level rating.

How Should a Stackup Show Asymmetric Copper?

The stackup should identify every copper layer, base copper value, dielectric layer, material type and finished board thickness in one fixed viewing direction. If a core uses unequal cladding, the drawing should state which copper face belongs to which layer. Terms such as “heavy side down” are too easy to reverse when a panel is turned.

The stackup should also separate copper weight from artwork coverage. A note that says “2 oz power layer” does not show whether the layer is a solid plane, a sparse routing layer or a mixture of both. Gerber or ODB++ data must accompany the stackup so the physical build and actual pattern can be reviewed together.

How Can Copper Thieving Improve Balance?

Copper thieving adds non-functional copper to selected empty regions so plating and copper distribution become more uniform. It can help when a layer has large copper-free areas or when opposite regions of the panel are strongly unbalanced.

Thieving is not a universal repair. It must not violate creepage, clearance, RF keepouts, antenna zones, isolation requirements or customer rules for unused copper. It also cannot turn a fundamentally non-mirrored stackup into a symmetric one. The feature should be agreed during DFM and clearly separated from functional circuitry.

How Do We Inspect Asymmetric Copper Boards?

We inspect asymmetric copper boards by linking the released stackup to material issue, layer identity and finished verification. The inspection plan may include artwork review, copper-thickness measurement, microsection analysis, impedance testing and bow-and-twist measurement, depending on which requirements are critical to the design.

PCB microsection and stackup checks for asymmetric copper inspection

A microsection is useful only when the measured location and layer are identified. Measuring a copper-free clearance does not verify the conductor thickness on that layer. Likewise, an electrical continuity test cannot prove that an unequal-clad core was oriented correctly. Each acceptance method must answer the requirement it is intended to verify.

What Should You Send for DFM Review?

Send the complete stackup, Gerber or ODB++ data, drill files, board outline and fabrication drawing. Mark base and finished copper requirements by layer, identify controlled-impedance structures, state critical line/space values and include the required flatness or thickness limits when they affect assembly.

EBest Circuit (Best Technology) can review asymmetric copper constructions for FR4 PCB, multilayer, heavy-copper and impedance-controlled projects. For quotation and DFM review, send the released files, order quantity and application constraints to sales@bestpcbs.com. We will review the intended asymmetry against the complete build instead of assuming that one copper value describes the whole board.

Tags: Asymmetric Copper, copper thickness, pcb stackup
Posted in pcb manufacturing, PCB Technology | No Comments »

Fine Pitch PCB Assembly Services in China for QFP, QFN and BGA

November 2nd, 2026

Fine pitch PCB assembly requires a different inspection plan for a QFP than for a BGA, even when their leads or balls have the same center-to-center spacing. A camera can see a lifted QFP lead. Inspecting the inner rows of a BGA requires a view beneath the package.

At EBest Circuit, we coordinate PCB fabrication, component sourcing, assembly and testing for prototypes and repeat orders. Send the part number of your tightest-pitch device, the board files and your build quantity to sales@bestpcbs.com for a footprint review and quotation.

Top 10 Fine Pitch PCB Assembly Service Providers in China

These ten providers offer fine-pitch assembly in China. They are listed alphabetically. For a useful shortlist, start with the package you need assembled and the type of order each provider handles.

Provider	Assembly focus
BELI Technologies	Turnkey or consigned; 0.4 mm BGA pitch
EBest Circuit (Best Technology)	Rigid and specialty boards; turnkey assembly and test
JLCPCB	BGA pitch: 0.3 mm Standard; 0.5 mm Economic
NextPCB	Prototypes and small batches; BGA X-ray
OurPCB	QFN, BGA and CSP; stencil review
PCBasic	Prototype to volume; BGA inspection and rework
PCBONLINE	Fine-pitch IC prototypes; stencil design
PCBSINO	Short runs; mixed SMT and through-hole assembly
Saturn PCBA	0.25 mm pitch BGA; box build
Shenzhen BangYan Electronic Technology	Fine-pitch QFP/QFN; micro-BGA and CSP

A service tier can change the shortlist. For example, a 0.4 mm pitch BGA fits JLCPCB’s Standard spacing limit but falls below its Economic limit. For comparable quotes, give each provider the same part number, board revision and test requirements.

EBest Circuit’s Fine Pitch PCB Assembly Services Across Board Types

We match the tooling and soldering process to the board construction. The same fine-pitch component may need different support on flex and a different reflow profile on a metal-core board.

Rigid FR-4 and HDI. Before fabrication, we review the BGA lands, solder-mask openings and via treatment together. An open via in a pad can draw solder away from the joint.
Flexible PCB. A carrier holds the component area flat during printing and placement. Stiffener position matters: flex that moves under the stencil can receive uneven paste deposits.
Rigid-flex PCB. We support the populated rigid sections while leaving clearance at the flex transitions. The panel drawing shows where the fixture can contact the board without loading a bend.
Metal-core PCB. The metal base draws heat away from the pads. We profile the populated board so small ICs and larger thermal pads can solder within the paste and component temperature limits.

Our Fine Pitch SMT Assembly Capabilities for QFP, QFN and BGA

We run four SMT lines: two JUKI and two Yamaha. For a board containing a fine-pitch BGA and small passives, two separate limits matter.

Feature	Capability
Smallest passive package	01005
Minimum BGA ball pitch	0.25 mm, subject to package review
Paste printing	GKG-GLS; 0.022 mm nominal accuracy
Placement	Yamaha YRM20; 0.025 mm nominal accuracy
Reflow	Ten-zone nitrogen oven; board profiling

BGA pitch is the distance between ball centers. It is distinct from ball diameter and from the placement machine’s accuracy. We review the actual part drawing before accepting a build at the pitch limit.

QFP leads. A bent lead can sit above the paste even when the body is centered. We check lead alignment, bridges and lifted leads.
QFN exposed pad. Excess paste beneath the center pad can lift the package and leave perimeter terminals open. We review the center and perimeter apertures together.
BGA ball array. We match the lands and stencil to the ball pattern, check the thermal profile on the board and use X-ray to inspect hidden joints.

If your board also includes wafer-level packages, our WLCSP assembly guide covers pad design, stencil openings and hidden-joint inspection.

Fine Pitch Assembly Lead Times for Prototypes, Small Batches and Repeat Orders

For qualifying orders, we offer a 1.5-week PCBA turnaround covering fabrication, assembly and agreed testing. The quote confirms the starting point and ready-to-ship date after we review files, parts availability and test preparation. Freight transit is separate.

First prototype. Allow for footprint review, board fabrication, stencil preparation and first-article checks. A new flex carrier or functional test fixture can set the earliest start date.
Small batch. An approved prototype can save setup time if the stencil, placement program and profile remain valid. A new package suffix or panel layout may require a fresh review.
Repeat order. With the revision unchanged, component availability, line scheduling and test throughput usually determine the ship date.

If you supply the processor, its arrival can set the start of assembly even when the bare boards are ready. If you need engineering samples ahead of the main lot, include both dates in the RFQ so we can assess a split shipment.

Our Quality Control for Fine Pitch Assembly: SPI, AOI and X-Ray Inspection

We inspect the paste before placement, the visible joints after reflow and the hidden joints by X-ray. For a BGA that must also pass an electrical or functional test, we agree on coverage separately.

Method	Inspection or test focus	Coverage limit
3D SPI	Paste volume, height and offset	Before placement only
AOI	Orientation, bridges and lifted leads	Visible features only
X-ray	Hidden bridges, ball offset and voids	Geometry, not electrical continuity
ICT	Opens, shorts and component values	Accessible, programmed test nodes
FCT	Powered operation under defined loads	Agreed functions and limits

A row of offset QFP paste deposits can be flagged before any IC is placed. For an intermittent fault under a BGA, a normal X-ray image alone cannot establish good wetting or electrical contact. Our team can use the electrical findings alongside inspection results and MES batch records to narrow the investigation.

Fine Pitch PCB Assembly Case Study: A Medical Board with a 0.3 mm Pitch BGA

A medical device manufacturer needed a motherboard assembled with a 0.3 mm pitch BGA and 0201 passives. Once the BGA was placed, optical inspection could no longer show the internal ball rows.

Footprint review. Our engineers recommended adjusting the BGA pad dimensions before fabrication.
Material handling and placement. We purchased components through authorized distributors, controlled moisture-sensitive parts and aligned the BGA using the Yamaha YSM20R vision system.
Verification. We inspected every BGA on this build by X-ray, then tested board functions under simulated operating conditions.

The two checks answered different questions for the customer: X-ray examined the solder array; the powered test verified the functions exercised by the procedure.

Why Choose EBest Circuit as Your Fine Pitch PCB Assembly Supplier?

Working with EBest gives your team one contact for the bare board, the component kit and the tested assembly. That coordination matters most when a small change affects all three.

Footprint review before parts are bought. If a replacement IC has the same pin count but a different package suffix, we check the land pattern, stencil and placement data before submitting the alternate for your approval.
Control over critical parts. Supply an allocated processor and let us purchase the rest of the BOM, or assign the complete kit to us under a turnkey order.
Inspection matched to acceptance. If your customer needs BGA images or a powered I/O test, we agree on coverage, fixtures and records at quotation so the deliverables are clear before production.
Continuity on repeat orders. We compare the new release with the approved BOM, panel and test revision. Unchanged tooling can be reused where appropriate; changes are reviewed before the line is set up.

For an itemized quote, send the Gerber or ODB++ files, BOM, placement data, assembly drawing and critical package drawing. Include initial and repeat quantities, your target date and any inspection records you need.

Fine Pitch PCB Assembly FAQs

Can I supply only the BGA processor and have EBest source everything else?

Yes. In a partial turnkey order, identify the consigned processor by part number and quantity. We review its packaging, moisture condition and expected arrival alongside the parts we will procure.

Can you use cut tape or trays for a short prototype run?

We can review reels, cut tape, tubes and trays. For a short strip of expensive fine-pitch parts, confirm the feeder setup and handling allowance before sending exactly one component per board.

Can an existing stencil be reused after a PCB revision?

Possibly. We compare the revised paste and pad data, panel layout and tooling alignment with the existing stencil. Even if the schematic is unchanged, a revised thermal pad or shifted panel origin can require new tooling.

Do you need firmware for functional testing?

Only if the agreed functions depend on it. For a programmable board, provide the released firmware version, programming instructions, expected responses and pass/fail limits. A basic power-up check and a full I/O test are different quotation items.

Can X-ray images or inspection reports ship with the boards?

Specify the reference designators, sampling level and record format when requesting the quote. Inspection performed on the line and a customer-specific report are separate deliverables.

Can you assess a BGA if I know only its ball diameter?

Send the full manufacturer part number or package drawing. Ball diameter alone does not give the center-to-center pitch, array layout or required PCB pad geometry, so it is insufficient to approve the assembly.

At EBest Circuit, we use 3D solder paste inspection to check paste deposits before placing fine-pitch components. After reflow, we use optical inspection for exposed QFP leads and X-ray inspection for hidden BGA joints. For a fine pitch PCB assembly quotation, email sales@bestpcbs.com with your smallest-pitch part number, board quantity and target delivery date. Include the test or inspection record your customer needs for acceptance.

Tags: BGA assembly, Fine Pitch PCB Assembly, QFN Assembly
Posted in PCB Assembly / PCBA | No Comments »

Tantalum Capacitors: Types, Applications and Selection Guide

October 31st, 2026

Tantalum capacitors are polarized electrolytic capacitors used for DC power filtering, local energy storage and supply decoupling. They provide relatively high capacitance in compact packages, making them useful when PCB space is limited and predictable capacitance under operating voltage matters.

Growing demand for passive components has also brought tantalum capacitors into recent supply-chain discussions. At its October 29, 2026 earnings briefing, YAGEO outlined plans to increase capacity supporting demand for products including MLCCs and tantalum capacitors by approximately 10%–15%. Some additions are expected in the second quarter of 2027, with others arriving during the second half. This is a broader expansion plan—not a separately stated 15% increase for tantalum capacitors alone. Source: Central News Agency

For engineers and component buyers, the announcement raises a practical question: when should a tantalum capacitor be selected, and what must be checked before approving it for a PCB assembly?

The answer starts with the circuit—not the market headline.

AI-generated photographic-style illustration of tantalum capacitors on a PCB with the article title in two lines

Key Takeaways

Tantalum capacitors provide compact bulk capacitance for suitable DC power circuits.
Common surface-mount solid types use either manganese dioxide or conductive polymer cathode systems.
Voltage derating, surge current, ESR, ripple heating and polarity must be evaluated together.
Polymer tantalum capacitors generally offer lower ESR than comparable manganese dioxide products, but they are not automatic replacements.
Tantalum capacitors and MLCCs can complement each other; equal nominal capacitance does not establish interchangeability.
Capacity expansion does not guarantee immediate stock, lower prices or shorter lead times for a particular manufacturer part number.

What Is a Tantalum Capacitor?

A tantalum capacitor is an electrolytic capacitor that uses tantalum as its anode material and tantalum pentoxide, Ta₂O₅, as its dielectric.

In common solid constructions, tantalum powder is formed into a porous anode. Its large internal surface area, combined with a thin oxide dielectric, allows relatively high capacitance within a small component.

The structure contains three essential elements:

Tantalum anode: Provides the porous conductive structure.
Tantalum pentoxide dielectric: Forms the insulating layer between the electrodes.
Cathode system: Uses manganese dioxide or conductive polymer as part of the conductive structure surrounding the dielectric.

The resulting component has a defined positive and negative terminal. Correct polarity is therefore essential during both circuit design and assembly.

Tantalum capacitors are themselves electrolytic capacitors. In everyday comparisons, “tantalum versus electrolytic” usually means tantalum versus aluminum electrolytic.

AI-generated photographic-style macro illustration of molded tantalum capacitor bodies and metal end terminations

Why Does Capacitance Stability Matter?

A capacitor’s nominal value does not always represent the capacitance available in the working circuit.

Class II ceramic capacitors, including X5R and X7R MLCCs, can lose effective capacitance under DC bias. Solid tantalum capacitors generally show much less capacitance change from this effect.

That can be useful when a circuit needs a predictable amount of bulk capacitance. However, stable capacitance does not automatically mean better overall performance. Frequency response, ESR, temperature, leakage and transient conditions still influence the choice.

What Are the Main Types of Tantalum Capacitors?

The two common surface-mount solid tantalum technologies are manganese dioxide and conductive polymer. Both use a tantalum anode and oxide dielectric, but their cathode systems give them different electrical characteristics.

Feature	Manganese Dioxide Tantalum	Conductive Polymer Tantalum
Cathode system	Manganese dioxide, MnO₂	Conductive polymer
ESR	Generally higher than comparable polymer products	Generally lower
Polarity	Polarized	Polarized
Ripple-current capability	Depends on series and conditions	Often advantageous in suitable low-ESR series
Voltage derating	Series- and application-specific	Series- and application-specific
Important selection factors	Surge conditions, voltage margin and reliability requirements	ESR, ripple heating, leakage and environmental requirements

Wet tantalum capacitors are another category, but this guide focuses on the solid surface-mount types commonly considered for PCB assemblies.

Manganese Dioxide Tantalum Capacitors

MnO₂ tantalum capacitors are the conventional solid construction. They are available in different capacitance values, voltage ratings, package sizes and reliability grades.

They can be appropriate for DC filtering and energy-storage functions when operated within their application limits. Low-impedance supplies and rapid charging conditions require particular attention because they can expose the capacitor to substantial surge current.

Conductive Polymer Tantalum Capacitors

Polymer tantalum capacitors replace the manganese dioxide cathode system with conductive polymer. This generally lowers ESR and can reduce resistive losses in suitable power-filtering applications.

Lower ESR is not the only difference. Leakage specifications, temperature ratings, moisture-handling requirements and lifetime characteristics can also vary.

Choose the technology by the circuit’s requirements, then compare specific series. Neither construction is universally superior.

AI-generated photographic-style illustration of molded capacitor package sizes and carrier-tape packaging; appearance does not identify cathode technology

Where Are Tantalum Capacitors Used on PCBs?

Tantalum capacitors are commonly considered for bulk capacitance, DC rail filtering and local supply support. Their usefulness depends on the required impedance over frequency and the available PCB space.

DC Power-Rail Filtering

A capacitor can supply charge during a brief increase in load current while the power source responds.

For example, an MCU control board might combine a bulk capacitor on the local supply rail with smaller ceramic capacitors near the processor’s power pins. The bulk component supports longer-duration current changes, while the nearby ceramics provide low-impedance paths at higher frequencies.

The MCU’s application guidance and the complete power network determine the necessary values and placement.

DC-DC Converter Input and Output Networks

A suitable tantalum capacitor may be used at a converter’s input or output, provided it meets the converter’s requirements.

At the input, the design must account for switching-current demands and startup stress. At the output, capacitance and impedance influence ripple, load-transient response and control-loop stability.

Some regulators require output capacitance within a particular ESR range. A lower-ESR replacement is therefore not automatically an improvement.

Space-Constrained Electronic Equipment

Tantalum capacitors can be useful in industrial controllers, communication modules, measurement equipment and selected computing power circuits where substantial capacitance must fit into a compact area.

An industrial data-acquisition board, for instance, may need local bulk capacitance while reserving board space for analog circuitry and connectors. A suitable surface-mount tantalum component may fit that requirement, subject to its electrical and height limits.

Higher-Reliability Applications

Selected tantalum capacitor series are designed for demanding applications, including automotive, medical and aerospace equipment.

The industry label alone does not establish suitability. Qualification documentation, operating temperature, electrical stress, mission profile and the exact component series must match the project.

At EBest Circuit, we support PCB fabrication, component sourcing and assembly. For boards using tantalum capacitors, the relevant manufacturing checks include the approved BOM, footprint, polarity, placement and assembly conditions. Our SMD capacitor guide explains related package and assembly considerations.

AI-generated photographic-style illustration of a molded tantalum capacitor and smaller ceramic capacitors in a PCB power section

Why Are Manufacturers Expanding Tantalum Capacitor Capacity?

Manufacturers expand production when expected demand justifies additional capacity, equipment or process improvements.

YAGEO’s October 2026 briefing provides a recent example. The company identified AI applications as a demand driver for both MLCCs and tantalum capacitors and outlined phased capacity additions during 2027.

For component buyers, the timing is as important as the percentage. Announced capacity passes through installation, production ramp-up and product-specific availability before it can support an actual purchase order.

Three distinctions matter:

Demand growth is not universal shortage. A strong market for selected products does not prove that every capacitance value, voltage rating or package is difficult to source.
Planned capacity is not current inventory. An expansion expected next year cannot fill an immediate production shortage.
Capacity growth does not determine every price. Purchasing conditions still depend on the approved part number, order quantity, supplier arrangements and delivery requirements.

The useful response is to identify components with limited alternatives, confirm written delivery conditions and review substitute parts before the production schedule becomes dependent on one source.

How Do You Select a Tantalum Capacitor?

Select a tantalum capacitor by evaluating electrical performance, reliability, mechanical fit and assembly requirements together.

Capacitance and Tolerance

Start with the minimum capacitance required by the circuit, including component tolerance and relevant operating conditions.

For a short interval during which the capacitor supplies an approximately constant current, a first-order estimate is:

ΔV ≈ I × Δt / C

Where:

ΔV is the magnitude of the capacitive voltage change in volts;
I is the current supplied by the capacitor in amperes;
Δt is the duration in seconds;
C is capacitance in farads.

As an illustration, an ideal 47 µF capacitor supplying 0.1 A for 100 µs would experience approximately 0.21 V of capacitive voltage change.

This is not a complete power-rail calculation. The actual waveform also depends on ESR, inductance, other capacitors and the regulator’s response.

Rated Voltage and Derating

Determine the maximum voltage the capacitor will experience—not just the nominal rail voltage.

Include:

Continuous DC voltage;
Startup overshoot;
Switching transients;
Operating temperature;
Repeated charging conditions.

Voltage derating reduces the applied voltage relative to the rated voltage to provide an appropriate operating margin. The required margin depends on the technology, series and application.

For example, a 10 V-rated device may be an initial candidate for a nominal 5 V rail, but that does not establish suitability. The selected series must also tolerate the rail’s maximum voltage and transient conditions.

ESR and Impedance

Equivalent series resistance contributes to voltage variation and internal loss.

For an ESR-only estimate:

ΔV_ESR ≈ ΔI × ESR

Here, ΔI is the current change through the capacitor and ΔV_ESR is the corresponding resistive voltage step.

For sinusoidal ripple, RMS current multiplied by ESR gives the ESR-related RMS voltage component. Peak, peak-to-peak and RMS values should not be mixed.

Total impedance also includes capacitive and inductive behavior. Compare the component’s characteristics across the frequencies relevant to the circuit.

Ripple Current and Temperature Rise

Ripple current produces internal heating. A first-order resistive-loss estimate is:

P ≈ I_RMS² × ESR

Use ESR at the relevant frequency and temperature. For ripple containing several significant frequency components, losses should be assessed across those components rather than assuming one ESR value describes the entire spectrum.

Compare the expected losses and temperature rise with the component’s ratings and application guidance.

Inrush and Surge Current

Rapidly connecting a discharged capacitor to a low-impedance source can produce a large charging current.

Review the startup waveform, source impedance, current limiting and repetition rate. A capacitor operating below its voltage rating can still experience unacceptable startup stress.

This is especially important at hot-plug inputs or directly connected power sources. Do not assume that normal steady-state operation proves safe power-on behavior.

AI-generated photographic-style illustration of checking a small capacitor package with calipers; no measurement or test result claimed

Package and PCB Footprint

Confirm the actual manufacturer drawing and recommended land pattern.

Check:

Body length, width and height;
Terminal dimensions;
Pad geometry;
Polarity orientation;
Clearance from nearby parts;
Inspection and rework access.

A matching case designation does not remove the need to verify the selected component’s dimensions.

Polarity and Assembly Conditions

Tantalum capacitors must be installed in the correct orientation. Check the marking convention for the exact series rather than borrowing the convention from an aluminum electrolytic capacitor.

Assembly documentation should identify the permitted reflow profile, storage conditions, moisture handling where applicable, cleaning restrictions and rework limitations.

Illustrative molded SMD tantalum capacitor orientation with positive-end stripe and matching PCB positive mark

Example: Preparing a Selection Specification

Consider a control board with a nominal 5 V supply that needs additional local bulk capacitance.

Parameter	Initial Design Information
Supply voltage	5 V DC nominal; maximum and transients still to be established
Function	Local bulk filtering
Initial capacitance target	47 µF
Rated voltage	Selected after derating and transient review
ESR	Compatible with the regulator and transient requirements
Temperature range	Defined by the product environment
Package	Fits the available area and height
Assembly process	Compatible with the specified SMT process

This table defines the selection task; it does not approve a component.

The engineer must still compare candidate datasheets and validate startup, load transients, ripple and temperature on the actual design.

Can Tantalum Capacitors Replace MLCCs?

They can in some circuits, but equal nominal capacitance and voltage ratings do not make them interchangeable.

Factor	Tantalum Capacitor	MLCC
Polarity	Polarized	Generally non-polarized
DC-bias capacitance change	Usually relatively small	Can be significant in Class II dielectrics
ESR	Depends on electrolyte and series	Typically low
High-frequency local decoupling	Depends on impedance and package	Often well suited
Replacement checks	Surge, voltage margin, leakage and polarity	Effective capacitance, dielectric, package and mechanical stress

A Class II MLCC may provide less effective capacitance under operating voltage than its nominal value suggests. A tantalum capacitor may retain more of its capacitance, but it introduces different polarity, surge and impedance requirements.

In many power networks, the technologies work together: a bulk capacitor supports the rail while smaller ceramics provide local high-frequency decoupling.

Before substitution, verify effective capacitance, impedance, regulator stability, polarity, footprint and reliability requirements. Our MLCC guide provides further background on ceramic capacitor selection.

What Should Buyers Confirm Before Ordering?

The full manufacturer part number should anchor every procurement decision.

A purchasing record should establish:

Component identity: Manufacturer, series and complete ordering code.
Electrical requirements: Capacitance, tolerance, voltage, ESR, leakage and ripple-current limits where specified.
Mechanical requirements: Package, height, footprint and polarity.
Application requirements: Temperature range and any required qualification or screening.
Supply conditions: Orderable quantity, MOQ, delivery schedule and quotation validity.
Traceability: Approved sourcing channel and required supporting documentation.
Assembly format: Packaging, reel orientation and handling requirements.
Alternatives: Approved substitute MPNs and the authorization process.

A distributor’s available stock is useful only if the offered component matches the approved requirement. A similar description or shortened part number is not enough.

When substitutions are proposed, engineering approval should come before purchase. Customer approval may also be required for a controlled BOM.

FAQs About Tantalum Capacitors

How do you identify tantalum capacitor polarity?

Many molded surface-mount tantalum capacitors mark the positive terminal with a band or other indicator. Tantalum capacitor markings vary, so confirm the exact series documentation and match it to the PCB assembly drawing. Do not assume every capacitor stripe identifies the negative terminal.

Can tantalum capacitors be connected directly to a hot-plug power input?

Not without checking the electrical stress. Hot-plug operation can create voltage overshoot and high charging current. Suitability depends on the capacitor series, source impedance, protection and startup conditions.

Can polymer tantalum replace manganese dioxide tantalum?

Possibly, but the change requires review. Differences in ESR, leakage, ripple capability, voltage requirements, environmental behavior and package dimensions can affect the circuit.

How should a suspected failed tantalum capacitor be tested?

Disconnect power and discharge the circuit safely before investigation. A low-resistance reading on an assembled board does not identify the capacitor by itself because parallel circuitry affects measurements. Diagnosis may require isolating the part and checking capacitance, ESR or leakage under controlled conditions.

What makes two apparently similar tantalum capacitor MPNs non-interchangeable?

They may differ in electrolyte technology, ESR grade, tolerance, voltage, temperature rating, qualification, surge screening, dimensions or packaging. Matching only capacitance and rated voltage leaves important requirements unchecked.

Choosing Tantalum Capacitors for Reliable PCB Assembly

Tantalum capacitors remain useful where compact bulk capacitance and relatively stable capacitance under DC bias fit the circuit’s needs. Selecting between MnO₂ and polymer products requires attention to voltage margin, surge current, ESR, ripple heating and assembly conditions.

Recent expansion announcements highlight demand for passive components, but reliable procurement still depends on the exact approved part and confirmed delivery conditions.

At EBest Circuit, we support component sourcing, PCB fabrication and PCB assembly. Send your BOM, Gerber files, assembly drawings, quantities and delivery requirements to sales@bestpcbs.com so our team can review the project’s sourcing and manufacturing needs.

Tags: polymer tantalum capacitors, tantalum capacitor markings, tantalum capacitor polarity, Tantalum Capacitors, what is a tantalum capacitor
Posted in best pcb, PCB Technology, PCBA | No Comments »

Thermal Pad MCPCB: Design, Materials and Selection

October 31st, 2026

A thermal pad MCPCB commonly refers to a metal-core board that connects an LED’s thermal pad to a metal pedestal through a solder joint, bypassing the dielectric beneath that pad. This direct thermal path can reduce one part of the heat-flow resistance. It works only when the package’s electrical connections and the board’s isolation scheme allow that connection.

The first design decision is therefore electrical as well as thermal: can the LED’s heat-transfer pad safely connect to the metal base? Once that is established, compare the complete path through the package, solder, board, mounting interface and heat sink.

Conceptual 3D cutaway of an LED thermal pad soldered directly onto an integral copper pedestal, with dielectric only beneath adjacent circuit pads

Key Takeaways

A direct thermal path bypasses dielectric locally beneath the LED thermal pad; other circuitry still needs insulation.
A copper base alone does not prove that a board has a direct thermal path.
Dielectric thickness, conductivity and effective heat-transfer area must be considered together.
A board-to-heat-sink interface pad serves a different purpose from a solderable thermal land.
Verify package compatibility, solder quality and operating temperature before approving a stack-up.

What Does “Thermal Pad MCPCB” Mean?

In LED board discussions, the term often describes a direct-thermal-path MCPCB rather than a soft pad placed under a circuit board. A metal pedestal reaches the LED’s thermal contact location, with a soldered connection between the package and pedestal.

PCB thermal pads can refer to different parts. Three related parts are easy to confuse:

Package thermal pad: the exposed heat-transfer surface on the underside of the LED or component.
Board thermal land: the solderable surface that mates with that package pad.
Thermal interface pad: a separate material between the board base and heat sink.

For a thermal pad PCB, specify which one you mean on drawings and quotation requests. Asking for a “thermal pad” without a cross-section can result in a different construction from the one intended.

Generic LED underside and matching DTP board showing separate anode, neutral thermal pad and cathode contacts

How Does a Direct Thermal Path Differ from a Conventional MCPCB?

A conventional insulated MCPCB carries heat through its dielectric before it reaches the metal base. A direct thermal path bypasses that dielectric at the designated thermal contact while retaining electrical insulation beneath the surrounding circuit.

Cree LED describes heat flowing from the LED package through its thermal pad into the PCB and onward to a heat sink. Adura’s SinkPAD description explains the local dielectric bypass and specifies compatibility with electrically neutral thermal pads. Neither principle makes every LED package interchangeable.

At EBest Circuit, we provide metal-core PCB manufacturing and PCB assembly services. For a thermal-pad design, send the LED part number and proposed stack-up together so we can review the board and assembly requirements against the same package information.

Conceptual 3D cross-sections comparing continuous dielectric beneath a conventional MCPCB thermal land with a direct copper pedestal path

Which Material Parameters Should You Compare?

Compare dielectric thickness and dielectric thermal conductivity on the same basis before comparing material grades. A conductivity value for a metal base or a complete test structure cannot simply replace the dielectric value.

The following published Henkel/Bergquist examples describe Thermal Clad dielectric grades. They are reference material data, not measured performance or confirmed stock for an EBest Circuit board.

Dielectric Grade	Thickness (µm)	Dielectric k (W/m·K)
HT-04503	76	2.2
HT-07006	152	2.2
MP-06503	76	1.3

Source and conditions: Henkel/Bergquist’s Thermal Clad Comprehensive Selection Guide, dielectric selection table. Thickness uses an optical method; dielectric conductivity uses extended ASTM D5470. Values are published reference characteristics. The table does not provide a temperature-specific curve, so these numbers should not be treated as guaranteed across the operating range.

HT-04503 and HT-07006 illustrate why thickness matters: their listed dielectric conductivity is the same, but their thickness differs. MP-06503 provides a same-thickness comparison with HT-04503. Confirm the current grade, construction and applicable data sheet before ordering.

When Should You Choose a Conventional or Direct-Path Board?

Choose a conventional insulated MCPCB when its verified thermal performance and electrical isolation meet the design. Evaluate a direct-path structure when resistance beneath a compatible package pad is a significant part of the thermal budget.

Selection Point	Conventional MCPCB	Direct Thermal Path
Below the thermal land	Dielectric separates land and base	Metal connection bypasses dielectric locally
Electrical relationship	Land remains isolated by the specified dielectric	Thermal contact connects electrically to the base
Package suitability	Depends on isolation and heat budget	Requires a compatible pad connection and geometry
Primary selection trigger	Specified isolation and temperature target are met	Local dielectric resistance needs reduction
Heat-sink interface	Still needs a suitable mounting interface	Still needs a suitable mounting interface

A direct-path board does not remove the package’s internal thermal resistance or the heat sink’s limits. If the dominant problem is a poor mounting interface or inadequate cooling to ambient, changing the board alone may deliver little improvement. Compare alternatives with the same LED, heat load, mounting arrangement and ambient conditions.

How Can You Estimate Dielectric Thermal Resistance?

For a uniform layer carrying heat straight through its thickness, estimate MCPCB thermal resistance with R = t / (k × A). Use thickness t in metres, conductivity k in W/m·K and area A in m²; the result is K/W.

Calculated example, not a test result: assume a 100 µm dielectric, conductivity of 2 W/m·K and a uniform 5 × 5 mm heat-transfer area.

t = 0.0001 m
A = 0.005 × 0.005 = 0.000025 m²
R = 0.0001 ÷ (2 × 0.000025) = 2 K/W
At an assumed 3 W of heat crossing that layer, ΔT = 3 × 2 = 6 K.

This simplified calculation excludes lateral spreading, solder and mounting contact resistance, package resistance, temperature-dependent properties and parallel heat paths. It is useful for comparing variables, not predicting an assembled LED’s junction temperature. Use heat dissipated into the path, rather than automatically treating all electrical input as heat.

How Should You Define the Thermal Pad and Electrical Isolation?

PCB thermal pad design starts with the exact component’s recommended land pattern and pad connection. There is no universal MCPCB thermal-pad size that fits every LED with the same external package dimensions.

Identify the pad’s electrical function. Confirm whether it is neutral, connected to an electrical terminal, or subject to a specified connection requirement.
Match the footprint. Check the thermal contact, anode, cathode, orientation and clearances against the current package drawing.
Define the cross-section. Show where dielectric remains and where the thermal contact joins the metal base.
Review the enclosure connection. Decide whether the base is floating, grounded or connected mechanically to conductive parts.
Approve assembly geometry. Confirm pedestal height, coplanarity and solder-joint requirements with the board and assembly teams.

Do not connect an electrically active thermal pad to a common metal base merely because the footprint fits. An unexpected base connection can change the circuit or create a short. Package documentation and the approved isolation design take priority over a generic board drawing.

Does a Direct-Path MCPCB Still Need Thermal Interface Material?

It may still need interface material between the metal base and heat sink because a direct path inside the board does not eliminate the separate mounting interface.

Choose an interface for the actual gap, surface flatness, clamping arrangement and electrical isolation requirement. A compliant pad may accommodate a gap that a thin grease layer cannot; adding unnecessary thickness can also increase resistance. Use the interface supplier’s pressure and thickness data for the selected product.

Do not insert a soft gap pad into a location designed for a soldered LED thermal contact. Those materials perform different jobs and require different assembly conditions.

Conceptual MCPCB mounting cutaway showing the interface material between the metal base and aluminum heat sink, with an insulated mounting screw

How Do You Verify the Assembled Thermal Path?

Verify electrical isolation and operating temperature in the final mounting arrangement; a successful continuity test alone does not establish thermal performance.

Before assembly: compare the approved stack-up, package drawing, thermal contact location and circuit isolation.
During assembly validation: confirm paste deposition, placement and a reflow profile suitable for the component and board. Use supplier guidance rather than a universal temperature setting.
After reflow: inspect hidden solder contacts with an appropriate method. Define voiding criteria for the actual package and application; do not adopt an unsupported universal percentage.
During operation: record ambient conditions, drive current, mounting pressure or torque, interface material and measurement location. Run until temperatures stabilize.
Before release: compare measured values and any junction-temperature estimate with the component’s specified limits and the project’s approved margin.

Stop the test if temperature exceeds the approved limit, rises abnormally, or electrical isolation fails. Review the suspected cause, make a controlled correction and repeat the same test conditions. An infrared image can locate a hot region, but it does not by itself prove the junction temperature or the cause of overheating.

Conceptual cross-sections comparing continuous solder contact with enclosed solder voids beneath an LED thermal pad; not a real inspection image

What Should You Send Us for a Thermal Pad MCPCB Review?

Send the LED part number, manufacturing files and mounting details so we can assess the intended heat path and board requirements together.

Gerber files, board outline and a proposed cross-section.
LED data sheet, land pattern and thermal-pad electrical connection.
Base material, dielectric grade and thickness, copper weight and surface finish.
Heat load or operating conditions, temperature target and heat-sink interface.
Quantity, assembly scope and required electrical and thermal checks.

For related construction options, see our direct-thermal-path board page. Email the project files to sales@bestpcbs.com. We will review the requested structure; material availability, pad geometry and acceptance requirements need confirmation for the actual design.

Tags: mcpcb thermal resistance, pcb thermal pad design, pcb thermal pads, thermal pad MCPCB, thermal pad pcb
Posted in best pcb, PCB Design, PCB Material, SinkPAD | Comments Closed

Blind and Buried Vias SinkPAD PCB Manufacturer Guide

October 30th, 2026

High-power electronics often require efficient heat dissipation and dense circuit routing within limited PCB space. A Blind and Buried Vias SinkPAD PCB combines multilayer electrical connections with a direct thermal path, but the via structure and copper pedestal must be carefully integrated to avoid manufacturing and reliability problems.

EBest Circuit provides custom copper-core SinkPAD PCB manufacturing, free DFM review, engineering support, and PCB assembly services. For projects requiring blind and buried vias, our engineers can evaluate the layer connections, copper pedestal geometry, and manufacturing options to help you move from prototype to production.

Blind and Buried Vias SinkPAD PCB, https://www.bestpcbs.com/blog/2026/10/blind-and-buried-vias-sinkpad-pcb/

Blind and buried vias can be considered for multilayer SinkPAD PCB designs when the electrical connections can be formed without interfering with the copper core or direct thermal path. Their feasibility depends on the circuit layer arrangement and manufacturing process.

Blind vias connect an outer circuit layer to an internal layer, while buried vias connect internal layers without reaching the finished board surfaces. A SinkPAD PCB uses a raised copper pedestal to transfer heat directly from a compatible component thermal pad into the copper substrate.

The main structural considerations include:

Circuit Layer Arrangement: Blind and buried vias are generally easier to accommodate when the required electrical layers are positioned on the same side of the copper core.
Electrical Isolation: Plated vias must remain separated from the copper substrate unless an electrical connection is intentionally required.
Copper Pedestal Geometry: The thermal contact area must remain accessible and properly aligned with the component’s thermal pad.
Via Processing: Internal connections may require drilling, plating, and lamination before the circuit structure is integrated with the copper base.

Double-sided SinkPAD PCB presents additional challenges because the metal core separates the circuit layers on opposite sides. Conventional plated through-holes cannot simply pass through the copper substrate as they would in a standard multilayer FR4 PCB.

For complex layouts, keeping the electrical interconnections within a manufacturable circuit stack helps preserve the direct thermal path.

A same-side multilayer SinkPAD PCB offers a practical starting point for designs requiring complex interlayer connections. It provides additional routing space without requiring vias to pass through the copper substrate.

SinkPAD PCB Structure	Circuit Configuration	Via Design Considerations
Single-Layer SinkPAD PCB	One circuit layer above the copper base	Blind and buried vias are unnecessary
2-Layer SinkPAD PCB	Two circuit layers on one side of the copper core	Interlayer connections are possible; buried vias are generally unnecessary
4-Layer Same-Side SinkPAD PCB	Four circuit layers above the copper base	Blind and buried via arrangements may be considered within the circuit stack
4-Layer Double-Sided SinkPAD PCB	Two circuit layers on each side of the copper core	Conventional plated through-hole connections across the core are restricted

For example, a four-layer circuit stack positioned entirely above the copper base could use an L1–L2 blind via to connect a surface component to an internal trace. An L2–L3 buried via could provide another connection between inner circuit layers.

These connections require a compatible circuit construction and fabrication sequence. When the routing requirements can be met with fewer layers or simpler vias, a less complex stackup usually offers an easier manufacturing route.

Blind and buried vias become useful when high-power components share limited board space with dense control, power distribution, or monitoring circuits. Heat generation alone does not justify using complex via structures.

High-Power LED Lighting: Compact LED modules may combine multiple emitters, current regulation, and protection circuits. Additional circuit layers help accommodate routing while copper pedestals provide direct thermal contact beneath the LEDs.
Automotive LED Headlights: Matrix lighting systems can contain many independently controlled LED channels. Blind and buried vias may help accommodate driver connections and monitoring circuits within a restricted board area.
Industrial UV LED Equipment: High-intensity UV modules generate concentrated heat during continuous operation. Multilayer construction becomes useful when the equipment also requires complex power distribution and control connections.
Compact Power Electronics: Some power semiconductor assemblies combine high-current devices with sensing and control circuits. A direct copper-core thermal path can be useful when the component’s thermal pad electrical potential is compatible with the substrate.

For simpler LED modules, a conventional two-layer SinkPAD PCB may provide adequate routing and thermal performance. More complex interconnections are worthwhile when board size or routing congestion makes them necessary.

The most important design requirements involve via layer connections, copper pedestal geometry, electrical isolation, and the thermal interface. These features determine whether the board can be manufactured and assembled reliably.

Via Layer Span: Specify the starting and ending layers of each blind or buried via. The drill drawing should clearly identify internal connections and distinguish them from any proposed connection across the copper core.
Via Diameter and Depth: Select hole dimensions according to the layer span and drilling method. Excessive aspect ratios or insufficient plating access can weaken electrical connections.
Copper Pedestal Dimensions: Match the pedestal contact area to the component’s thermal pad. Height variation or poor alignment can reduce solder contact and affect heat transfer.
Via-to-Pedestal Clearance: Maintain sufficient separation between electrical vias and the copper pedestal wherever contact is not intended. Operating voltage, dielectric properties, and manufacturing tolerances influence the required clearance.
Dielectric Insulation: Choose suitable insulating materials and thicknesses to maintain electrical separation between circuit conductors and the copper substrate.
Thermal Pad Electrical Potential: Confirm whether the component’s thermal pad is electrically neutral, grounded, or connected to an active terminal. Direct contact with a shared copper base must be compatible with the circuit.
Via Filling and Pad Design: Vias located beneath solderable component pads may require filling, planarization, and copper capping to prevent solder wicking and maintain a flat mounting surface.
Copper Thickness and Current Capacity: Match circuit copper thickness and trace widths to the electrical load. The copper substrate helps spread heat but does not replace adequate current capacity in electrically isolated traces.
Heat Sink Interface: Consider how heat leaves the copper base. Thermal interface materials, mounting pressure, and external cooling conditions affect the final component temperature.

A complete stackup drawing, drill chart, and copper pedestal drawing make it easier to identify structural conflicts before prototype fabrication.

What Are the Main Manufacturing Challenges and Solutions for Blind and Buried Vias SinkPAD PCB?

The main manufacturing challenges involve precision via processing, copper pedestal alignment, electrical insulation, and multilayer stability. Poor control of these features can cause electrical defects, weak thermal contact, or premature connection failures.

Via Drilling and Metallization Blind and buried vias require accurate drilling and consistent copper plating. Incorrect drill depth, layer misalignment, or insufficient metallization can produce open circuits or weak interlayer connections. Solution: Arrange the drilling and plating sequence according to the required via spans. Internal connections can be formed while their circuit layers remain accessible, with critical features verified through electrical testing and microsection inspection.
Copper Pedestal Alignment The copper pedestal must match the position and dimensions of the component’s thermal pad. Misalignment or height variation can reduce the contact area and affect solder joint formation. Solution: Control pedestal geometry during copper-core processing and inspect critical dimensions against the approved component footprint.
Electrical Isolation Around the Copper Core Plated vias and circuit traces may sit close to the conductive copper substrate. Inadequate insulation or registration errors can cause unintended electrical connections. Solution: Maintain appropriate dielectric separation and clearance around conductive features. Electrical continuity and insulation testing help detect manufacturing defects.
Multilayer Lamination and Warpage Copper and dielectric materials expand differently during thermal processing. Excessive stress can affect layer alignment, internal connections, and board flatness. Solution: Select compatible materials, control lamination conditions, and inspect critical interfaces for displacement, separation, or distortion.
Internal Via Reliability Repeated temperature changes place mechanical stress on plated connections. Stacked microvias are especially sensitive to defects at their internal copper interfaces. Solution: Use simpler or staggered via arrangements where possible. For stacked structures, suitable filling, plating control, and reliability verification help reduce connection failure risks.

Addressing these problems during the engineering review helps reduce prototype revisions and improves the consistency of subsequent production.

Manufacturing a SinkPAD PCB with blind and buried vias requires coordinated circuit fabrication, via processing, copper pedestal formation, and lamination. The fabrication sequence is determined by the approved stackup and layer connections.

The main manufacturing stages are:

Engineering Review and Stackup Preparation Review Gerber files, drill data, circuit layer positions, dielectric materials, and copper pedestal drawings. Establish the electrical connections and direct thermal contact areas.
Inner-Layer Circuit Fabrication Produce the required internal circuit patterns on the specified materials. Prepare the circuit subassembly according to the approved layer arrangement.
Blind and Buried Via Processing Form the required internal connections while the target layers are accessible. Buried vias are completed before the relevant inner layers are enclosed by later lamination. Blind vias are processed according to their layer span and selected build-up sequence.
Copper Pedestal Formation Process the copper substrate to create the raised thermal contact areas. Control pedestal height, position, and dimensions to match the component footprints.
Lamination and Circuit Integration Align and bond the circuit structure with the copper substrate using compatible insulating materials. Maintain electrical isolation while leaving the specified thermal contact areas exposed.
Surface Finishing and Final Inspection Apply solder mask and the specified surface finish, complete board profiling, and inspect the finished dimensions. Electrical tests and relevant structural inspections verify the fabricated board.

Complex blind and buried via arrangements may require additional drilling, plating, or sequential lamination before the final copper-core integration.

Reliability testing checks the electrical connections, dielectric insulation, copper pedestal geometry, and thermal performance. Both electrical and thermal verification are important because a board can pass continuity testing while still having inadequate thermal contact.

Via Continuity Testing: Detects open circuits and verifies the intended blind and buried via connections.
Electrical Insulation Testing: Checks separation between unrelated conductors and the copper substrate.
Microsection Inspection: Examines internal vias, copper plating, layer connections, and dielectric interfaces for structural defects.
Copper Pedestal Inspection: Measures pedestal height, position, and contact dimensions.
Assembly Inspection: Evaluates solder joints and component placement. X-ray inspection can help assess hidden joints beneath suitable component packages.
Thermal Performance Testing: Measures component or board temperatures under defined power, ambient temperature, and cooling conditions.
Thermal Cycling: Evaluates the stability of critical interconnections and material interfaces under repeated temperature changes.

The thermal result depends on the complete assembly, including the component package, solder interface, copper pedestal, substrate, and external heat sink. Application-specific tests and acceptance criteria can be arranged according to the product’s operating requirements.

Lead time depends on the layer structure, via processing requirements, copper pedestal complexity, and inspection scope. Additional drilling or lamination operations can extend manufacturing compared with conventional SinkPAD PCB production.

The main factors include:

Circuit Layer Count: More layers can increase circuit fabrication and alignment work.
Blind and Buried Via Structure: Multiple via spans may require additional drilling, plating, and sequential lamination.
Copper Pedestal Complexity: Intricate geometries and tight dimensional tolerances can increase processing and inspection time.
Material Availability: Copper base thickness, dielectric construction, and surface finishes affect manufacturing preparation.
Prototype Qualification: New structures may require additional microsection inspection, thermal evaluation, or manufacturing adjustments.
Production Quantity: Panel utilization, batch scheduling, and inspection requirements influence delivery planning.

For conventional multilayer SinkPAD PCB, EBest Circuit’s reference lead time is approximately 3–4 weeks for prototypes and 4–6 weeks for volume production. Special blind and buried via combinations require a schedule based on the actual manufacturing process.

Why Choose EBest Circuit for Custom SinkPAD PCB Manufacturing?

EBest Circuit helps you reduce manufacturing risks, improve PCB reliability, and simplify production with engineering support and customized SinkPAD PCB services.

Custom SinkPAD PCB Solutions: Get copper-core SinkPAD PCBs tailored to your thermal, electrical, and structural requirements.
Free DFM Review: Identify potential via, copper pedestal, and insulation issues early to reduce costly design revisions.
Engineering Support: Get practical solutions for complex stackups, thermal management, and manufacturing challenges.
Quality Assurance: Use controlled manufacturing, applicable ISO, IATF 16949, and AS9100D quality-system documentation, and project-specific inspection support. Confirm the applicable manufacturing site and certificate scope during supplier qualification.
One-Stop PCB and PCBA Services: Save time with PCB fabrication, component sourcing, SMT/THT assembly, and testing services.
Prototype to Mass Production: Validate your design with prototypes and receive manufacturing support for repeat production.

Q1: Can an existing MCPCB design be converted into a SinkPAD PCB?

A1: In some cases, the original circuit layout can be reused. However, the copper pedestal, dielectric openings, and thermal pad arrangement may need modifications to create the direct thermal path.

Q2: Does a copper-core SinkPAD PCB still need an external heat sink?

A2: Often, yes. The copper base spreads and transfers heat, but the assembly still needs a suitable cooling path. External heat sink requirements depend on component power, operating conditions, and mechanical construction.

Q3: Can multiple LEDs share the same copper pedestal?

A3: This may be possible when their thermal pad electrical potentials are compatible and the contact area supports the thermal requirements. Component spacing and soldering conditions must also be considered.

Q4: Do thick copper SinkPAD boards require different SMT reflow profiles?

A4: Their higher thermal mass can affect heating and cooling during reflow. The soldering profile should account for board construction, solder paste, component temperature limits, and measured temperatures.

Q5: Which surface finishes are suitable for SinkPAD PCB assembly?

A5: ENIG, ENEPIG, Immersion Tin, and OSP are available for applicable SinkPAD constructions. The choice depends on soldering requirements, component attachment methods, and storage conditions.

Q6: Can mounting holes be placed close to copper pedestals?

A6: Yes, provided adequate mechanical clearance and electrical isolation are maintained. Mounting forces should not deform the thermal contact area or damage nearby circuit features.

Q7: Can components on a SinkPAD PCB be repaired or replaced?

A7: Rework is possible for suitable assemblies, although the copper base absorbs substantial heat during soldering. Controlled preheating and temperature monitoring help reduce the risk of damage to components and surrounding joints.

Q8: How should SinkPAD PCBs be stored before assembly?

A8: Boards should be protected from moisture, contamination, and mechanical damage. Packaging conditions and shelf life depend on the selected surface finish and assembly requirements.

How Can You Get a Custom SinkPAD PCB Quote and Free DFM Review?

For a Blind and Buried Vias SinkPAD PCB quote, EBest Circuit offers custom fabrication, free DFM review, engineering support, prototyping, and PCB assembly services for high-power electronics. Send your Gerber files, stackup drawing, via specifications, copper pedestal dimensions, thermal requirements, order quantity, required delivery date, and delivery location to sales@bestpcbs.com. Our engineering team can review your design, recommend suitable manufacturing options, and provide a quotation based on your project requirements.

Tags: Blind and Buried Vias PCB, High-Power Electronics PCB, multilayer sinkpad pcb, sinkpad pcb
Posted in SinkPAD | No Comments »

Cookie	Duration	Description
cookielawinfo-checkbox-analytics	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Analytics".
cookielawinfo-checkbox-functional	11 months	The cookie is set by GDPR cookie consent to record the user consent for the cookies in the category "Functional".
cookielawinfo-checkbox-necessary	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookies is used to store the user consent for the cookies in the category "Necessary".
cookielawinfo-checkbox-others	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Other.
cookielawinfo-checkbox-performance	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Performance".
viewed_cookie_policy	11 months	The cookie is set by the GDPR Cookie Consent plugin and is used to store whether or not user has consented to the use of cookies. It does not store any personal data.