Ethernet PCB Manufacturing and Assembly for Network Hardware

September 21st, 2026

An Ethernet PCB that links reliably on a laboratory bench can still become unstable in production if the fabricated stackup, connector assembly, or test method differs from the released design. Link speed, PHY interface, isolation magnetics, connector style, PoE requirements, and the enclosure all affect how the board must be laid out, fabricated, assembled, and verified.

EBest Circuit turns customer-approved schematics and component requirements into manufacturable layouts, controlled-impedance PCBs, and assembled network boards. With in-house PCB and PCBA production, 20 years of PCBA experience, and a supply network of more than 1,000 partners, we can coordinate fabrication, component sourcing, SMT and through-hole assembly, and agreed testing under one production route. To discuss an Ethernet hardware build, contact sales@bestpcbs.com.

How Link Speed Changes Ethernet PCB Requirements

Higher Ethernet speeds leave less margin for insertion loss, crosstalk, discontinuities, and timing variation. The target speed must therefore be fixed before the stackup, magnetics, connector, and test method are released.

Link speed	PCB impact	Build priority
10 / 100M	Two active MDI pairs	Correct pair geometry and matched interface parts
1G	Four bidirectional pairs	Four-pair consistency and 1G link testing
2.5G-10G	Tighter loss, crosstalk, and thermal limits	Material and stackup matched to the PHY budget

The cable-side MDI pairs are not the same as the MAC-to-PHY interface. MII, RMII, RGMII, SGMII, and other system-side interfaces use different electrical and timing rules. For example, RGMII timing depends on the selected MAC, PHY, and internal-delay settings; it should not receive a generic length-compensation rule copied from another design.

PoE adds another layer. The data rate may be correct while the board still has inadequate current capacity, magnetics rating, isolation, or thermal performance. PSE or PD role, PoE type, supply path, copper area, and expected temperature must be defined with the approved circuit.

Where Ethernet PCBs Are Used in Industrial and Embedded Equipment

Ethernet PCBs are used wherever equipment needs a stable wired link, but the board requirements change with the environment and the job performed by the port.

Industrial controllers and gateways: PLC interfaces, HMIs, remote I/O, and edge gateways may combine Ethernet with noisy power stages, long field cables, and metal enclosures. Grounding, isolation, surge protection, and connector retention become as important as the PHY itself.
Machine vision and IP cameras: A compact board may need high data throughput and PoE in the same interface. Connector position, heat around the PHY and power stage, and repeatable link testing are common production concerns.
Embedded computers and test equipment: These boards often combine Ethernet with processors, memory, USB, wireless modules, and sensitive analog sections. Placement and return-current planning must prevent one interface from disturbing another.
Switches, access points, and network appliances: Multiple ports increase pair density, power demand, connector alignment, and test coverage. The production fixture and test plan must reflect the actual port count and target speed.

Not every industrial Ethernet port uses an RJ45. Sealed M12 interfaces and single-pair Ethernet use different pin assignments, coupling arrangements, and mechanical constraints. Automotive 100BASE-T1 or 1000BASE-T1, for example, should not inherit a four-pair RJ45 layout merely because both are called Ethernet.

Ethernet PCB Layout Support Based on Customer-Approved Schematics

EBest Circuit can support PCB layout after the customer has approved the network architecture, schematic, PHY, magnetics, connector, and functional requirements. Our role is to translate those decisions into a board that can be fabricated and assembled consistently, not to replace the customer's circuit or system design authority.

Physical signal path: Place the PHY, discrete magnetics or magjack, protection parts, and connector so the MDI pairs remain short, balanced, and free of unnecessary stubs and vias.
Interface-specific routing: Apply the selected PHY's data sheet and reference design to the MDI path, while treating MII, RMII, RGMII, or serial MAC-side interfaces according to their own timing and impedance requirements. Detailed Ethernet PCB routing rules are reviewed against the actual device rather than copied as universal numbers.
Reference and isolation structure: Coordinate reference planes, isolation gaps, chassis or shield connections, and any keepout beneath magnetics with the approved safety and EMC concept.
Support circuitry: Keep the oscillator or crystal, bias resistor, decoupling network, termination, and ESD parts in the locations required by the selected components.
Manufacturing handoff: Align the net classes and critical geometry with a producible stackup, then return material or geometry changes for approval before CAM release.

The customer remains responsible for PHY and MAC selection, circuit function, firmware, system compliance, and final product validation. This boundary keeps layout support practical without allowing production changes to alter the approved design intent.

How Stackup, Materials, and Controlled Impedance Shape Ethernet PCB Manufacturing

Controlled impedance is a property of the finished stackup, not a trace-width value in isolation. Dielectric thickness and Dk, finished copper, line width and spacing, reference planes, solder mask, and etching compensation work together to produce the result.

For an Ethernet production build, EBest Circuit can support multilayer rigid PCB fabrication from 1 to 32 layers, controlled impedance, and standard or high-Tg FR-4 options; HDI or other special structures are evaluated against the released design. FR-4 is not automatically unsuitable for a faster link, but the selected material and geometry must satisfy the PHY's actual channel-loss budget.

The manufacturing sequence should remain controlled:

the customer defines the target impedance and tolerance for each applicable net class;
EBest Circuit proposes a manufacturable stackup and calculates the corresponding geometry;
the approved material family, dielectric, copper, line width, spacing, via structure, and reference planes are locked for production; and
an impedance coupon and TDR record can be supplied when included in the order requirements.

Our impedance control PCB process can verify representative fabricated geometry, but a coupon does not prove the performance of the complete assembled Ethernet channel. Magnetics, connector transitions, soldering, firmware, cable, and link partner still require the appropriate assembly or functional test.

Ethernet PCB Assembly for PHYs, Magnetics, and Network Connectors

Ethernet PCB assembly must hold both the electronic and mechanical interfaces to the released design. A board can have correct copper and still fail if a PHY has hidden-joint defects, a connector sits unevenly, or an unapproved magnetics substitute changes bandwidth, isolation, pinout, or PoE current capacity.

BOM and revision control: Source the exact approved PHY, oscillator, magnetics or magjack, connector, ESD device, bias and termination parts, and PoE components. Alternatives require engineering approval; matching only the package or nominal function is not enough.
Fine-pitch assembly: Use an appropriate stencil and reflow profile for QFN, BGA, LGA, or other bottom-terminated PHY packages. SPI, AOI, and X-ray are applied where they match the package and inspection plan.
Network connector assembly: RJ45, M12, and other ports may use SMT, through-hole, pin-in-paste, or mixed processes. The Ethernet connector PCB build must control seating height, board-edge position, shield tabs, through-hole fill, and the mechanical load transferred from the cable.
Integrated or discrete magnetics: A magjack already contains the magnetics, while other designs place a separate transformer between the PHY and connector. The assembly route and inspection points must follow the actual architecture rather than assume both parts are present.

A typical build route is approved BOM verification, solder-paste inspection, SMT placement and reflow, AOI or X-ray as required, through-hole connector assembly, cleaning, and customer-defined testing. PoE boards also need process control for higher-current paths, power devices, isolation areas, and local heat.

Ethernet PCB Inspection and Testing for Bare Boards and PCBAs

No single test proves that an Ethernet board is ready for the end product. Each stage answers a different question, so bare-board, assembly, and link evidence must not be treated as interchangeable.

Test process	Main fault found	Production role
Bare-board electrical test	Opens and shorts	Screens PCB connectivity before assembly
Coupon / TDR	Impedance deviation	Monitors stackup and trace geometry
SPI / AOI / X-ray	Paste, placement, and solder defects	Controls assembly workmanship
Defined link test	Power-up, negotiation, and packet faults	Exercises the agreed PCBA functions

These methods address different production layers: electrical testing and TDR cover the fabricated PCB, inspection controls assembly workmanship, and link testing exercises the agreed PCBA functions. EBest Circuit can run customer-defined link tests using approved firmware, fixtures, link partners, and pass/fail limits. Production testing does not replace EMC, safety, PoE, or IEEE compliance validation.

How EBest Circuit Supports Ethernet PCB Prototypes and Repeat Production

EBest Circuit uses prototype builds to establish a manufacturing baseline, then carries the approved data and process into repeat production.

Prototype build: DFM and CAM data, stackup, impedance classes, BOM, first-article inspection, and the test method are aligned before release.
Repeat orders: Gerber or ODB++, material, stackup, approved alternatives, placement data, firmware, and test revisions remain tied to the order.
Traceability: The digital shopfloor can locate material and product-batch records within five seconds when an engineer needs to investigate a component, revision, or lot.
In-house execution: PCB fabrication, sourcing, mixed SMT and through-hole assembly, and final inspection follow one coordinated production route. Prototype and small-batch builds are supported.
Quality systems: Company certifications include ISO 9001, ISO 13485, IATF 16949, and AS9100D for applicable regulated programs.

FAQs About Ethernet PCB

Does every Ethernet PCB use 100-ohm differential impedance?

Most cable-side copper Ethernet MDI pairs use the differential impedance specified by the PHY and magnetics interface, commonly 100 ohms. MAC-side interfaces, single-pair Ethernet, and vendor-specific structures may follow different requirements, so the selected device data and approved stackup remain the authority.

Can standard FR-4 support a Gigabit Ethernet PCB?

Yes, standard FR-4 is suitable for many 1G boards when the route length, stackup, geometry, and connector path stay within the PHY channel budget. Faster links or longer on-board channels may require tighter loss control or a lower-loss material.

Should the Ethernet magnetics be integrated into the RJ45 or placed separately?

Both architectures are valid. A magjack can shorten the interface path and reduce the part count, while discrete magnetics can provide more flexibility for connector choice, placement, isolation, and PoE implementation. The PCB and assembly route should follow the approved architecture and BOM.

Why can a PCB pass bare-board electrical testing but still fail Ethernet link testing?

Bare-board electrical testing finds opens and shorts; it does not exercise the assembled channel. Link failure can still come from impedance deviation, solder defects, an incorrect component, clock or power problems, PHY configuration, firmware, the connector, or the cable.

Can EBest Circuit perform Ethernet link testing before shipment?

Yes, when the firmware, fixture, link partner, target speed, active ports, and pass/fail limits are agreed before production. The test can cover power-up, link negotiation, and defined packet functions within the approved test scope.

When your schematic and interface architecture are approved, EBest Circuit can coordinate controlled-impedance PCB fabrication, sourcing, assembly, and the agreed link test. Send the released files, target quantity, and test requirements to sales@bestpcbs.com, or arrange an on-site factory audit before first articles or repeat production.

Tags: Ethernet PCB, Ethernet PCB Assembly, Ethernet PCB Layout
Posted in best pcb, bestpcb, RF & Telecom PCB, Solutions | No Comments »

Star Grounding in PCB Design: When to Use or Avoid It

September 21st, 2026

Star grounding is a targeted fix for shared-return noise, not a default PCB layout style. It helps when a known high-current or noisy load would otherwise share return copper with a sensitive circuit, and the two branches can meet at one short, controlled junction. Fast digital, RF, and widely distributed currents usually need a continuous ground plane instead.

A sound choice starts with the actual current loops: identify the disturbing current, the reference that must stay quiet, the fastest edge, and every path that can reconnect the grounds. Those four facts lead to a practical decision between a star, a plane, or a hybrid layout and define what must be measured on the prototype.

Star grounding topology with four PCB return branches meeting at one controlled point

What Is Star Grounding, and What Problem Does It Solve?

Star grounding gives selected circuits separate return branches that meet at one controlled junction. The aim is to stop current from one branch flowing through the reference used by another branch before both currents reach their common source.

The problem is common-impedance coupling. Copper, vias, connectors, and solder joints all have impedance. When two circuits share a return segment, the current from the first circuit creates a voltage across that segment:

Reference error = shared return current × shared-path impedance

Consider a 24 V control board with a solenoid and a sensor amplifier. If the solenoid and amplifier share return copper, each solenoid current step can shift the amplifier reference and appear as a false sensor signal. Separate branches can keep the solenoid current out of the measurement path until both returns reach the supply reference.

The topology is useful only when the designer can name both sides of that relationship: the current that causes the error and the reference it disturbs. A radial drawing without that explanation is not a design decision.

How Do Frequency and Return Paths Affect Star Grounding?

Low-frequency load currents may tolerate separate branches, while fast-edge currents need a short return close to the outgoing signal. This is why a star can reduce sensor-reference error yet make a clock, data bus, or switching node worse.

Nominal operating frequency is not enough. A slowly updated bus may still switch in nanoseconds, and a low-sample-rate converter may contain fast clocks. Long branches add inductance and loop area, which can increase ringing, crosstalk, emissions, and susceptibility even when their DC resistance looks acceptable.

Check three things for every important signal or load:

The complete loop: source, outgoing conductor, load, and return conductor.
The fastest transition: driver rise and fall time, switch-node edge, converter clock, or ESD event.
Return continuity: plane splits, narrow necks, missing return vias, and connector boundaries that force a detour.

If a proposed branch sends a fast return across the board before it can close, use a nearby plane for that loop. The same PCB can still use a dedicated branch for a compact low-frequency load return.

When Does Star Grounding Work Well?

Star grounding works well when one identifiable load threatens one identifiable reference and both branches can reach a compact junction. The following conditions should all be true:

The disturbing current is known. Typical sources include a relay, motor, solenoid, heater, lamp, or power-output stage.
The sensitive reference is known. It may belong to a sensor, precision reference, measurement shunt, low-level audio input, or feedback network.
The junction is physically close. A supply return, bulk-capacitor return, regulator return, or connector boundary can accept the branches without long radial routing.
Fast local loops stay local. Decoupling, clocks, interfaces, and switching loops still close through a nearby plane or tightly coupled conductor pair.

On the control-board example, the solenoid can return directly to the power-entry capacitor while the sensor branch reaches the same reference on separate copper. The ADC and microcontroller interface can remain over continuous ground. This is a hybrid solution driven by current paths, not by the labels “analog” and “digital.”

When Should You Avoid Star Grounding and Use a Ground Plane Instead?

Avoid a whole-board star when fast signals, RF energy, dense routing, or distributed loads need many short return paths. Start with a continuous ground plane for most multilayer digital boards, then add a controlled junction only where a specific noisy branch must be kept out of a sensitive region.

Engineering comparison of star, continuous ground plane, and hybrid PCB return topologies

Board condition	Starting topology	What to verify
One compact low-frequency load beside a sensitive reference	Star or Kelvin return	Measure reference movement during the worst load step.
Clocks, fast buses, RF traces, or rapid converter interfaces	Continuous ground plane	Keep an adjacent return path beneath the complete signal route.
Fast local interfaces beside a noisy power section	Hybrid	Keep fast returns on the plane and control where the power return joins it.
Loads spread across a large board	Plane or region-based power return	Calculate voltage differences using the actual routing length and current.
Several boards, cables, shields, or conductive mounts	System-level grounding plan	Trace every connection that can create a parallel return path.

A layout should be judged by return-current behavior rather than visual symmetry. A neat radial pattern can create a large high-frequency loop, while careful placement over a solid plane can keep a noisy load current away from a measurement circuit.

Where Should the Star Ground Point Be Placed?

Place the star point where the selected branch currents return to their shared source without crossing another branch’s reference first. That point is often near a bulk capacitor, regulator return, supply connector, or measurement shunt, not at the geometric center of the PCB.

Engineering comparison of incorrect shared return routing and a controlled star point near the supply return

Mark the sources and loads. Include connectors, regulators, bulk capacitors, switching stages, sensors, converters, and external cables.
Draw outgoing and return current together. Check steady load, the worst load step, and the fastest transition because the paths may differ.
Locate the protected reference. Identify the exact point where the sensor, amplifier, ADC reference, or feedback network measures voltage.
Join the branches after their local reference points. The noisy current should reach the shared source without using the sensitive branch’s copper.

A net tie or zero-ohm resistor can make the chosen junction visible in the schematic and testable on the board. It cannot correct long branches or poor placement. Choose the electrical location first, then use the component or copper feature to enforce it.

How Should Analog, Digital, Power, and Chassis Grounds Meet?

Connect ground regions according to the currents they carry and the reference required by signals that cross between them. The names AGND, DGND, PGND, and chassis ground describe roles; they do not automatically require separate copper planes.

Analog return: keep load and switching current away from low-level inputs, references, and feedback nodes.
Digital return: give clocks and interfaces a short path beside their signal traces, even when average current is small.
Power return: contain converter hot loops, motor current, and gate-drive current near their sources and local capacitors.
Chassis, shield, and protective earth: route ESD, common-mode, shield, and safety current at the connector or enclosure boundary without sending it through a sensitive reference.

For a mixed-signal IC, follow the device data sheet and reference layout before splitting ground. AGND and DGND pins may describe internal circuit functions rather than a requirement for two board planes. The relevant questions are where the pin currents flow and what reference the crossing signals use.

Also trace paths outside the PCB. A cable shield, metal standoff, programming lead, or oscilloscope earth connection can bypass the intended junction. A board-level star is valid only if the assembled system preserves it.

What Layout Mistakes Make Star Grounding Fail?

Star grounding fails when the copper, components, or external connections create a different current path from the one shown on the schematic. These mistakes are the first places to look when the expected noise reduction does not appear:

The junction is beyond the sensitive reference. The noisy current crosses the measurement reference before reaching the star. Move the junction or change placement.
The branches are too long. A branch with acceptable DC resistance can still have excessive inductance. Keep fast returns on a plane.
A signal crosses a split or narrow ground neck. The return detours around the gap. Reroute the signal or restore continuous ground beneath it.
A second connection bypasses the star. Noise changes when a cable, enclosure, debugger, or instrument is attached. Trace current through the complete test setup.
Decoupling current travels to a remote junction. The IC supply loop becomes larger than necessary. Close each high-frequency decoupling loop locally.
A bead or zero-ohm link replaces analysis. The fitted part adds impedance but does not define the current path. Select it only after the target current and allowed voltage difference are known.

Change one path at a time during troubleshooting. Switch the suspected load while monitoring the protected reference, then repeat with the enclosure and external cables connected. The difference separates shared-copper error from a secondary path or radiated-coupling problem.

How Can You Review and Test a Star Ground Design?

A star-ground design is ready when the current-path drawing, physical junction, and measured result agree with one defined acceptance limit. Six checks provide that evidence:

Draw the critical loops. Mark the source, outgoing path, load, return, and local decoupling loop for each noisy, fast, or sensitive circuit.
Name the coupling. Record the aggressor current, shared path, victim reference, operating condition, and maximum acceptable error.
Compare the drawing with the PCB. Check branch length, plane continuity, layer changes, connectors, shields, mounts, and the exact junction feature.
Estimate the low-frequency error. Calculate shared resistance and voltage drop at maximum load and compare the result with the allowed reference shift.
Measure the load event. Compare idle and worst-load conditions with a short-ground-spring probe or an appropriate differential probe. Save the waveform that occurs at the same time as the disturbing event.
Repeat the test on the assembled system. Add the enclosure, shields, cables, debugger, and representative external equipment so hidden return paths are included.

The result should lead to one decision. Keep the star if the protected reference stays within its limit and fast local returns remain continuous. Use a plane or hybrid if fast or distributed currents need a nearby reference. Change the architecture if the current paths or acceptance limit are still unclear.

FAQs About Star Grounding

Q1: Should each star-ground branch use a separate schematic net name?

A1: Use separate net names when they help the CAD tools enforce the intended connection. Join them with a documented net tie or approved junction footprint, then confirm that the PCB netlist and copper contain no unintended second connection.

Q2: How wide should a star-ground branch be?

A2: Size it from current, allowable voltage drop, temperature rise, and transient behavior. There is no universal width. A high-current branch may need wide copper, while a sensing branch may need a separate Kelvin path that carries almost no load current.

Q3: Can a ground pour surround star-ground branches?

A3: Yes, but the pour must not create a parallel connection between branches. Use clearances or a controlled net-tie strategy, then inspect the final Gerber data and connectivity report rather than relying on the schematic alone.

Q4: Can several regulators share one star point?

A4: They can when their return currents meet at a low-impedance source node without modulating another regulator’s reference. If one converter has large switching or load-step current, give it a local hot loop and check whether a higher-level junction is needed.

Q5: How should star-ground noise be measured with an oscilloscope?

A5: Measure between the protected reference and its source reference during the suspected load event. Use a short ground spring or a suitable differential probe; a long probe ground lead can create a loop and show noise that is not present at the circuit node.

Conclusion: Choose the Grounding Topology from the Current Loops

Choose a star only for a specific shared-impedance problem that has short branches, a clear victim reference, and one practical convergence point. Choose a continuous plane when fast or distributed currents need nearby returns. Use a hybrid when those two needs exist on the same board.

The next design review should produce two items: an annotated drawing of the critical current loops and a measurement plan for the worst load event. If both are specific, the topology choice can be checked. If either remains vague, deciding between star grounding and a ground plane is premature.

Tags: ground plane design, mixed-signal PCB, PCB grounding, PCB return current, star grounding
Posted in PCB Knowledge | No Comments »

CoWoS-L Explained: RDL and LSI for Larger AI Packages

September 21st, 2026

CoWoS-L combines a redistribution-layer (RDL) interposer with local silicon interconnects (LSI). The RDL spans the larger routing platform; embedded silicon bridges provide dense links at selected die interfaces. This division helps integrate more logic and high-bandwidth memory without using one continuous silicon interposer across the full area.

Conceptual CoWoS-L package with embedded local silicon interconnects

What Is CoWoS-L Packaging?

CoWoS-L packaging is TSMC’s CoWoS architecture that embeds local silicon interconnects within an RDL-based interposer for large multi-die computing packages.

A CoWoS-L cross section contains logic dies and HBM at the top, an interposer incorporating RDL and local silicon beneath them, and a separate package substrate below. RDL means redistribution layer: patterned conductors redistribute connections across the platform. LSI means local silicon interconnect: dense silicon-based routing placed where neighboring die interfaces need it.

Calling this only an “organic interposer” misses the embedded silicon and molded integration structure. It is not silicon-free, and its package substrate is not the system PCB. For the foundry context, see our introduction to TSMC’s manufacturing technologies.

How Do RDL and LSI Work Together in CoWoS-L?

LSI handles dense local die-to-die connections, while RDL distributes connections over the wider interposer footprint.

Local die-to-die signal path within the silicon bridge above wider RDL routing

Structure	Location	Interconnect role
LSI	Selected neighboring die interfaces	High-density local links using fine silicon-based wiring
RDL	Across the wider interposer	Broader redistribution and integration with the embedded structures
Package substrate	Below the interposer	Connections toward the finished component’s board interface

TSMC describes CoWoS-L LSI with multiple layers of submicron copper wiring and connections including SoC-to-SoC, SoC-to-chiplet, and SoC-to-HBM. The bridge occupies the region serving those interfaces; it is not simply a small silicon support underneath an arbitrary part of the package.

Consider two logic dies whose high-density interfaces face each other. An LSI region can connect those edges while the wider RDL carries other connections. Rotating one die may move its interface away from the intended landing region, forcing changes to bridge position and routing. Die orientation and LSI placement must therefore be co-designed.

The bridge does not generate bandwidth by itself. Link width, signaling rate, electrical characteristics, and the transmitting and receiving circuits still determine usable throughput.

Why Can CoWoS-L Support Larger Packages?

CoWoS-L extends the interposer footprint through a wider RDL platform while concentrating fine silicon routing at local interfaces, instead of enlarging one continuous silicon interposer everywhere.

TSMC’s public overview identifies a 3.5-reticle CoWoS-L generation that entered production in 2024. This is a dated technology generation, not a permanent maximum. Reticle multiples describe interposer scale relative to an exposure field; they do not specify the component’s outer dimensions, BGA pitch, or HBM count.

More placement area: the platform can accommodate additional or larger logic and memory components when supported by the package design.
Localized fine wiring: high-density silicon regions follow the die interfaces rather than covering the entire footprint.
Separate size limits: interposer area, package substrate outline, and cooling assembly envelope remain different dimensions.

Larger still means more manufacturing coordination. Mold, copper, silicon, and the organic substrate respond differently to temperature. Warpage, interconnect stress, routing yield, and cooling all require qualification. Less full-area silicon does not prove that every CoWoS-L product is cheaper than a CoWoS-S alternative.

How Is a CoWoS-L Package Manufactured?

The CoWoS-L process flow integrates local silicon interconnects into a molded RDL platform, attaches the top dies, and completes the assembly on a package substrate.

Plan the floorplan: align SoC, chiplet, and HBM interface locations with the required LSI regions and reserve power-routing space.
Integrate the embedded structures: incorporate the local silicon elements, and applicable embedded passive components, into the reconstituted interposer structure.
Form the RDL connections: create the redistribution wiring that connects the embedded regions and wider package interfaces.
Attach the top dies: TSMC describes a chip-last approach in which the interposer platform is prepared before top-chip assembly.
Complete substrate integration and verification: assemble the package substrate and thermal structure and verify links, power behavior, and reliability.

CoWoS-L functional stages from floorplan through assembly and verification

Critical controls include embedded-element position, RDL registration, surface planarity, and joint formation. A displaced bridge or a local height error can compromise the fine die interface even if the overall package outline is correct.

This sequence describes functional stages, not a proprietary process recipe. Exact mold materials, bonding temperatures, tolerances, and inspection acceptance criteria must come from the qualified package process.

How Does CoWoS-L Support Power Delivery?

CoWoS-L supports power delivery through its interconnect network and the integration of stand-alone embedded deep trench capacitors (eDTCs) beneath the SoC.

Embedded eDTC beneath the SoC within the RDL interposer above a separate package substrate

TSMC identifies this eDTC integration in its official CoWoS technology overview. Placing capacitance near the load can shorten the local current loop and reduce the inductive penalty of supplying rapid current changes. The benefit depends on the actual connection geometry, capacitor characteristics, and complete power network.

Local transient support: nearby capacitance supplies part of a fast current demand before more distant supply paths respond.
Power-path coordination: package conductors, board planes, capacitors, and voltage regulators must meet the device’s supply limits together.
Impedance control: capacitance and interconnect inductance can create resonances, so adding capacitance is not automatically an improvement at every frequency.

For an illustrative target, a permitted 30 mV voltage change during a 100 A current step gives Z = ΔV/ΔI = 0.3 mΩ. These are example inputs, not a CoWoS-L rating. A real design needs its own tolerance and frequency-dependent package, board, and regulator models.

Where Is CoWoS-L Packaging Used?

CoWoS-L is used for large AI and HPC packages that need dense local connections among logic dies, chiplets, and HBM on a larger interposer platform.

Multi-die AI accelerators: local bridges connect the compute interfaces, while the wider floorplan accommodates logic and memory integration.
HBM-based computing packages: SoC-to-HBM connections combine local routing density with space for the required memory arrangement.
Chiplet-based HPC designs: dense connections between selected chiplets support integration without making every part of the routing platform silicon.

TSMC’s disclosed SoC-to-SoC, SoC-to-chiplet, and SoC-to-HBM connection forms support these application categories. They are not a claim that every chiplet processor or AI accelerator uses CoWoS-L. Naming a particular product requires a disclosed packaging variant, not an inference from its HBM count or performance.

What PCB Assembly Checks Matter for CoWoS-L Packages?

PCB assembly checks must follow the specific finished component or module’s land pattern, handling limits, reflow instructions, warpage requirements, and thermal-mechanical design.

Board interface: confirm whether the delivered item is a directly soldered component or a module with its own board/connector interface.
Land pattern and escape routing: use the released ball map and pad geometry; LSI dimensions do not become PCB trace dimensions.
Moisture handling and reflow: use the device’s specified storage, exposure, and thermal-profile limits, not a generic “CoWoS-L temperature.”
Coplanarity and support: review the component’s allowed deformation, board support, heatsink loads, and attachment keep-outs.
Inspection and testing: agree on accessible joint-inspection methods and electrical or functional tests appropriate to the assembly. Visual inspection alone cannot verify hidden BGA joints.

Our advanced HDI PCB guide covers board-level routing options. At EBest Circuit, we review PCB fabrication and PCBA requirements against the actual design and component documentation—not the interposer’s marketing dimensions. Send your Gerber files, stackup, BOM, quantities, and component assembly specifications to sales@bestpcbs.com. This board-level support is separate from TSMC’s CoWoS-L package manufacturing.

FAQs About CoWoS-L

Does CoWoS-L eliminate silicon?

No. It retains silicon in local interconnect regions. The wider RDL platform changes where silicon is used, not whether silicon is present.

Is LSI another processor?

No. In CoWoS-L, LSI is a local silicon interconnect structure that routes signals between die interfaces; it is not an additional computing die.

Is one LSI bridge enough for every package?

Not necessarily. The number and location of bridges follow the interfaces being connected. Multiple logic dies and HBM stacks can require several local regions.

Does an embedded eDTC replace PCB decoupling?

No. Embedded capacitance supports part of the local supply network. Board capacitors and the voltage regulator must still satisfy the component’s wider power-delivery requirements.

Is 3.5 reticles the maximum CoWoS-L size?

No. It identifies a published production generation rather than a permanent ceiling. Obtain the qualified dimensions and availability for the intended design instead of treating a roadmap target as a released package.

Tags: CoWoS-L, cowos-l cross section, cowos-l lsi, cowos-l packaging, cowos-l process flow
Posted in best pcb, PCB Design, PCB Technology | No Comments »

CoWoS-S Packaging: Silicon Interposers for AI and HPC

September 21st, 2026

CoWoS-S packaging places logic dies and high-bandwidth memory (HBM) side by side on a silicon interposer. Fine metal wiring connects the dies across that interposer, while through-silicon vias connect it vertically to a separate package substrate. This arrangement supplies the dense, short memory connections needed by AI accelerators and high-performance computing systems.

Conceptual CoWoS-S package with logic and HBM above a continuous silicon interposer

What Is CoWoS-S Packaging?

CoWoS-S is TSMC’s silicon-interposer version of Chip-on-Wafer-on-Substrate packaging: the “S” identifies the silicon interposer that carries the die-to-die wiring.

Within the CoWoS semiconductor packaging family, its distinguishing feature is a continuous silicon interposer beneath the top dies. The logic and HBM are separate components connected on this shared routing platform, rather than one monolithic chip. HBM itself contains vertically stacked memory dies, but the side-by-side arrangement of logic and memory on the interposer is commonly described as 2.5D integration.

TSMC develops the package technology; the system board sits at a different manufacturing level. Our introduction to TSMC’s manufacturing technologies explains that broader context.

What Is Inside a CoWoS-S Package?

A CoWoS-S package contains logic dies and HBM above a silicon interposer, fine die-attachment connections at their interfaces, and a package substrate beneath the interposer.

Part	Position	Function
Logic die	Above the interposer	Processes data and controls memory access
HBM stack	Beside the logic die	Provides wide-interface, high-bandwidth memory
Microbumps	Between top dies and interposer	Connect die pads to interposer wiring
Silicon interposer	Below logic and HBM	Routes dense connections between dies
Through-silicon vias (TSVs)	Through the interposer thickness	Carry connections to its underside
Package substrate	Below the interposer	Redistributes connections toward board-facing terminals

The CoWoS S silicon interposer is primarily an interconnect platform, not an additional processor. It can also incorporate passive functions such as integrated capacitance. The silicon interposer, organic package substrate, and system PCB are therefore three distinct structures—not interchangeable names for the same board.

Underfill and the thermal assembly complete important mechanical and heat-transfer functions. Their materials depend on the qualified package design; a conceptual cross section does not specify an actual lid, thermal-interface material, or assembly thickness.

How Does CoWoS-S Connect Logic Dies and HBM?

Logic-to-HBM signals travel from a die’s pads through microbumps, laterally along the interposer’s metal wiring, and through another set of microbumps into the memory interface.

Lateral logic-to-HBM routing and vertical TSV connections to the package substrate

This lateral memory path is different from the vertical path through interposer TSVs toward the package substrate. An HBM data signal does not have to travel down to the system PCB and back up to the neighboring memory stack. Keeping many connections within the package supports a wide memory interface without routing that interface across the board.

Connection density: fine interposer wiring accommodates many parallel signal connections in a small area.
Shorter paths: adjacent die placement reduces the distance compared with off-package memory routing, although actual delay and loss depend on the layout.
Matched interfaces: logic memory controllers, HBM generation, pad maps, and package routing must work together. An interposer alone does not set bandwidth.

CoWoS S bump pitch refers to center-to-center spacing at a specified bump interface. It must not be confused with TSV pitch, metal line spacing, or board-level BGA pitch. For example, a hypothetical 40 µm pitch with 20 µm-wide pads leaves a nominal 20 µm edge gap; those illustrative dimensions are not a CoWoS-S specification.

Microbump, TSV, and BGA pitches refer to different package interfaces

How Is a CoWoS-S Package Manufactured?

The CoWoS-S process flow prepares the silicon interposer, attaches the logic and memory dies to it, and integrates the resulting assembly with a package substrate.

Design the interconnect platform: coordinate die locations, HBM interfaces, routing layers, TSVs, and power connections.
Fabricate the interposer: form fine metal interconnects and the required through-silicon connections. Large designs may use lithographic stitching across exposure fields.
Prepare the backside connections: thinning and backside processing provide access to the interposer’s vertical interconnects.
Attach the top dies: align the logic and HBM interfaces with the interposer connections and form the die joints, with appropriate mechanical reinforcement.
Complete and verify the package: integrate the package substrate and thermal structure, then check electrical operation and package reliability.

These are public functional stages, not a recipe for TSMC’s proprietary production line. Bonding temperatures, process ordering, tolerances, and inspection limits require the applicable qualified process documentation.

Reliability depends on more than electrical continuity. Silicon, copper, underfill, and substrate materials expand differently during temperature changes. TSMC’s 2013 CoWoS reliability work examined underfill and lid choices, including AlSiC versus copper, in relation to interconnect fatigue. That dated study illustrates why the complete assembly must be qualified; it does not prescribe a lid material for every modern package.

What Limits CoWoS-S Interposer Scaling?

CoWoS-S interposer scaling is constrained by stitched routing, defect exposure, wafer utilization, assembly yield, and mechanical control—not by an absolute one-reticle limit.

TSMC has publicly described reticle stitching to extend silicon interposer area beyond a single exposure field. Its 2021 fifth-generation CoWoS-S publication reported an approximately 2,500 mm² interposer supporting multiple logic dies and eight HBM stacks, with five layers of submicron copper wiring and second-generation integrated capacitors. This is a specific published configuration, not a mandatory HBM count or permanent size ceiling.

Stitching: interconnects crossing exposure boundaries require controlled pattern alignment and continuity.
Yield: increasing area exposes more routing and structures to possible defects; the economics also depend on die and assembly yields.
Mechanical integration: larger assemblies require coordinated substrate, underfill, lid, and cooling design.
Usable floorplan: logic sizes, HBM placement, power regions, and keep-outs determine how much area is actually available.

Interposer area is not the package outline: the substrate and thermal assembly can extend beyond it. Nor can an area in square millimeters be converted into a package width without knowing the shape.

For larger integration footprints, CoWoS-L uses a wider RDL platform with local silicon interconnects rather than extending one continuous silicon interposer. The TSMC CoWoS overview describes these architecture options; their full comparison belongs in a separate S-versus-L discussion.

Where Is CoWoS-S Packaging Used?

CoWoS-S packaging is used in high-end computing products that need dense connections between processing dies and high-bandwidth memory, including AI acceleration and HPC.

AI accelerators: memory bandwidth helps feed compute units with model weights and intermediate data. The benefit depends on the workload, not simply the presence of HBM.
HPC processors and accelerators: simulations and other data-intensive calculations can require substantial bandwidth between compute and memory.
Multi-die computing designs: a shared interposer provides dense routing between separately fabricated logic and memory components.

TSMC’s 2022 annual report identifies CoWoS-S with high-end HPC and AI and describes HBM3-related qualification. Together with the published eight-HBM fifth-generation example, this provides concrete application context without assuming that every GPU, accelerator, or HBM product uses CoWoS-S. A named chip’s packaging variant still requires its own disclosure.

How Does a CoWoS-S Package Connect to a PCB?

A finished CoWoS-S component connects to the PCB through its package substrate and board-facing terminals, commonly a BGA interface—not through the interposer’s microbumps.

Four distinct levels: dies, interposer, package substrate, and system PCB

The component’s released land pattern, ball map, power requirements, and assembly guidance determine the board design. The PCB routes external interfaces and supplies power; it does not reproduce the fine logic-to-HBM wiring inside the package.

Layout: select escape routing and via structures from the actual BGA geometry.
Power: design planes, regulator connections, and board decoupling for the component’s current and voltage limits.
Assembly: follow the device-specific handling, reflow, warpage, and inspection requirements.
Mechanical support: coordinate heatsink attachment, board support, and package keep-outs.

Our guide to advanced HDI PCBs explains board-level routing structures. At EBest Circuit, we support PCB fabrication and PCBA projects around qualified components; we do not claim to manufacture TSMC’s interposers. Send your Gerber files, stackup, BOM, quantities, and package assembly requirements to sales@bestpcbs.com for a board-level review.

FAQs About CoWoS-S

Is CoWoS-S the same as SoIC?

No. CoWoS-S provides interposer-based integration, while SoIC addresses a different level of die stacking and bonding. These technologies can be combined in a larger integration scheme.

Are HBM TSVs and interposer TSVs the same structures?

No. HBM TSVs connect dies within the memory stack; interposer TSVs pass through the separate silicon interposer. They occupy different parts of the package.

Does every CoWoS-S package contain eight HBM stacks?

No. Eight stacks describe one published configuration. The actual count depends on the processor interfaces, memory requirements, floorplan, and qualified package design.

Does reticle stitching mean joining separate pieces of silicon?

No. It joins lithographically patterned regions across exposure fields on the interposer. It does not mean gluing individual silicon tiles together.

Can HBM be replaced like a DIMM?

No. HBM is integrated into the package assembly rather than installed in a board-level memory socket. Replacement is not equivalent to changing a server DIMM.

Tags: cowos s bump pitch, cowos s silicon interposer, cowos semiconductor, CoWoS-S, cowos-s process flow
Posted in best pcb, PCB Design, PCB Technology | No Comments »

Bismaleimide Triazine (BT Resin): Properties, BT Epoxy & FR-4 Comparison

September 18th, 2026

Bismaleimide triazine has become an important resin system for electronic materials that need more dimensional and thermal stability than conventional PCB laminates can provide. It is particularly well known in semiconductor packaging, where thin substrates, fine interconnections, repeated reflow cycles, and moisture sensitivity place tight demands on the laminate.

However, the terminology around BT materials is often inconsistent. BT resin, BT epoxy, BT laminate, BT PCB, and BT substrate do not mean exactly the same thing. Understanding these distinctions is important before comparing material properties or releasing a PCB or substrate specification.

Bismaleimide Triazine BT resin with multilayer PCB laminate and semiconductor package applications

Key Takeaways

Bismaleimide triazine, commonly called BT resin, is a high-performance thermosetting resin system used in PCB laminates and semiconductor package substrates.
BT is a material family rather than one fixed laminate grade. Tg, Dk, Df, CTE, moisture absorption, and other properties vary with resin formulation, reinforcement, fillers, and cure system.
BT epoxy usually refers to a BT resin system modified or blended with epoxy to improve processability, adhesion, toughness, resin flow, or other manufacturing characteristics.
BT laminate, BT PCB, and BT substrate are different terms: the first describes the supplied material, while the latter two describe finished electronic structures.
Compared with standard FR-4, BT materials are commonly selected where dimensional stability, thermal performance, moisture control, and package warpage are more demanding.
BT resin is widely associated with BGA, CSP, SiP, memory, and other organic semiconductor package substrates.
BT is not automatically better than FR-4. Standard or high-Tg FR-4 remains more practical for many conventional multilayer PCBs.
Engineers should specify an exact material manufacturer and grade instead of requesting only “BT material.”

What Is Bismaleimide Triazine (BT Resin)?

Bismaleimide triazine, or BT resin, is a high-performance thermosetting resin system based primarily on bismaleimide and cyanate-ester chemistry. It is widely used in electronic laminates and organic semiconductor package substrates.

The search phrase bismaleimide triazine BT resin refers to this formulated resin family rather than one universal commercial grade.

During curing, the reactive resin components form a highly crosslinked three-dimensional network. This structure can provide a useful combination of:

High glass-transition temperature
Dimensional stability
Low moisture absorption
Thermal resistance
Electrical insulation
Controlled dielectric properties
Good compatibility with multilayer structures

BT resin is not one single chemical compound or one fixed commercial material. Different suppliers can modify the formulation with epoxy, fillers, catalysts, flame retardants, reinforcement, and other additives.

For this reason, an engineer should not assume that every BT laminate has the same Tg, Dk, Df, CTE, or processing conditions.

How Is Bismaleimide Triazine Resin Structured and Cured?

BT resin should be understood as a crosslinked resin system rather than a single molecule with one fixed structure.

A bismaleimide triazine structure is best described as a cured network whose final properties depend on formulation and processing.

Its chemistry generally combines bismaleimide functionality with cyanate-ester chemistry. During curing, cyanate groups can react to form thermally stable triazine-ring structures, while the bismaleimide portion contributes additional crosslinking and heat resistance.

A simplified reaction concept is:

Bismaleimide + Cyanate-Ester Chemistry → Thermal Cure → Crosslinked BT Resin Network

The resulting network can be further modified to balance electrical, mechanical, and processing properties.

Bismaleimide Component

The bismaleimide portion contributes thermal stability and a highly crosslinked structure. Pure BMI systems can be relatively rigid or brittle, so practical electronic formulations are often modified.

Cyanate-Ester Component

Cyanate groups form triazine-ring structures during curing. These structures are associated with high-temperature performance and useful dielectric characteristics.

Modifiers

Commercial BT systems may incorporate epoxy or other modifiers to improve flow, toughness, adhesion, cure behavior, and PCB processing.

Therefore, drawings that show one exact “BT molecule” can be misleading. The material used in an actual laminate is a formulated thermoset system.

What Is the Difference Between BT Resin, BT Epoxy, BT Laminate and BT Substrate?

These terms describe different stages or forms of the material system.

Term	Meaning
BT resin	Bismaleimide-triazine thermosetting resin chemistry
BT epoxy	BT resin system modified or blended with epoxy
BT prepreg	Reinforcement impregnated with partially cured BT-based resin
BT laminate	Cured reinforced sheet material made with a BT resin system
BT PCB	Printed circuit board fabricated using BT-based laminate
BT substrate	Finished semiconductor package substrate using BT-based material

The distinction matters during RFQ and material selection. Asking for “BT resin” does not tell a PCB manufacturer which laminate construction, copper foil, glass style, resin content, or cured thickness to use.

Similarly, a BT substrate is not merely a sheet of BT laminate. It is a finished interconnect structure that can contain fine traces, microvias, solder-mask or build-up layers, package pads, and other features.

For more detail on package construction, SAP/mSAP processing, and BT vs ABF, see our BT Substrate: Material, Process and ABF Comparison guide.

BT resin BT epoxy BT laminate and BT substrate terminology comparison

What Properties Matter in a BT Resin Laminate?

The most important BT laminate properties depend on the application. Package substrates may prioritize dimensional stability and moisture behavior, while high-speed boards may place greater emphasis on Dk and Df.

Property	Why It Matters
Tg	Dimensional and mechanical behavior through thermal cycles
Td	Thermal decomposition resistance
X/Y CTE	In-plane dimensional stability
Z-axis CTE	Via and plated-hole reliability
Dk	Impedance, propagation velocity, and trace geometry
Df	Dielectric contribution to signal loss
Moisture absorption	Package reliability and reflow behavior
Peel strength	Copper-to-laminate adhesion
Flexural/mechanical properties	Thin-substrate handling and package stability

The values cannot be generalized to every BT material. For example, AGC’s N5000 is a commercially available BT epoxy laminate and prepreg with published dielectric values around Dk 3.6 and Df 0.01 under its specified test conditions.

Those numbers should be treated as one material-grade example, not as a universal BT specification.

Research and commercial formulations can show substantially different Tg and dielectric performance because resin chemistry, fillers, glass reinforcement, resin content, and test method all influence the result.

Always compare exact material grades using the same test method and frequency.

Key BT resin laminate properties including Tg Dk Df CTE moisture and thermal resistance

Why Is BT Resin Used for BGA, CSP and IC Package Substrates?

BT resin is widely used in organic package substrates because semiconductor packaging requires more than ordinary PCB electrical insulation.

A bismaleimide triazine substrate uses this material family to support fine package interconnections and repeated thermal cycles.

A package substrate must maintain dimensional control while dealing with:

Fine-pitch package routing
Thin core and dielectric structures
Multiple lead-free reflow cycles
Silicon-to-substrate CTE mismatch
Moisture exposure
BGA or CSP warpage
Fine via and pad registration
Package assembly stress

BT-based laminates can provide a useful balance of high-temperature stability, low moisture uptake, mechanical rigidity, and electrical performance.

This is particularly important in thin BGA and CSP structures. Even small dimensional changes can affect solder-ball coplanarity, substrate warpage, trace registration, or package reliability.

BT materials are therefore commonly associated with:

BGA substrates
CSP substrates
Memory packages
SiP modules
Flip-chip package structures
RF and communication modules

The final substrate performance still depends on the exact BT grade, stackup, copper pattern, package size, substrate thickness, and manufacturing process.

Bismaleimide Triazine applications including BGA substrate CSP memory package and RF module

BT Resin vs FR-4: What Is the Difference?

FR-4 and BT resin laminates are both organic electronic materials, but they are normally selected for different performance and cost targets.

Factor	FR-4	BT Resin Laminate
Primary use	General PCB manufacturing	Package substrates and higher-reliability structures
Resin system	Primarily epoxy-based	BT or BT-epoxy-based
Tg	Wide range by grade	Often high, but grade-dependent
Dimensional stability	Suitable for conventional PCB	Better suited to demanding package control
CTE control	Depends on grade and reinforcement	Low-CTE formulations available
Moisture behavior	Grade dependent	Often selected for lower moisture sensitivity
Dielectric properties	Standard to low-loss grades available	Grade dependent; can be optimized for package/high-speed use
Thin-substrate use	Possible but not its main strength	Common in package substrate applications
Processing familiarity	Very mature	More material-specific
Material cost	Lower	Generally higher

The main difference is not simply that BT has a higher Tg. High-Tg FR-4 materials can also provide strong thermal performance.

BT becomes more attractive when several requirements appear together, such as high dimensional stability, low package warpage, moisture resistance, thin substrate construction, repeated reflow reliability, and fine-pitch interconnection.

FR-4 remains the more economical and widely available choice for most conventional PCBs.

Is BT Resin Always Better Than FR-4?

No. BT resin is not automatically a better PCB material than FR-4. It is better suited to certain applications where its material characteristics solve specific reliability or dimensional problems.

Standard or high-Tg FR-4 is usually the practical choice for:

Industrial control boards
Consumer electronics
General multilayer PCBs
Power-control boards
Cost-sensitive products
Conventional SMT assemblies
Moderate-density HDI designs

BT becomes more attractive when the product requires:

Semiconductor package substrate construction
Very thin organic substrates
Tighter dimensional stability
Lower package warpage
Fine-pitch BGA or CSP structures
Low moisture sensitivity
Higher package-level thermal reliability

Using BT where ordinary FR-4 already meets the electrical and reliability requirements can increase material cost and supply complexity without creating a meaningful product benefit.

The correct decision should come from the complete stackup, package geometry, thermal cycle, electrical requirements, warpage target, and qualification specification.

Where Is Bismaleimide Triazine Used in Electronics?

Bismaleimide triazine materials are most strongly associated with semiconductor packaging, but their use is not limited to one product type.

A bismaleimide triazine PCB may also be specified when a conventional board needs the qualified thermal or dimensional behavior of a BT laminate.

Common applications include:

BGA package substrates
CSP substrates
Memory package substrates
System-in-Package modules
RF modules
Communication modules
Selected LED package substrates
High-reliability electronic modules
Selected high-frequency PCBs
Thin multilayer interconnect structures

A BT laminate can also be used for conventional PCB structures when its thermal or dimensional characteristics provide a useful engineering advantage.

However, it should not be assumed that every high-speed PCB needs BT resin. Modern high-speed boards can use multiple material families, including low-loss FR-4 derivatives, PPE/PPO systems, PTFE-based laminates, hydrocarbon ceramics, and other specialty materials.

The application requirement should determine the laminate family, not the material’s reputation alone.

What Are the Manufacturing Challenges of BT Epoxy Laminate?

BT epoxy laminate can require tighter material and process control than a standard FR-4 production flow.

Important manufacturing factors include:

Material storage
Moisture control
Prepreg handling
Lamination temperature and pressure
Resin-flow control
Cure profile
Dimensional movement
Drilling parameters
Desmear conditions
Copper adhesion
Thin-board handling
Warpage control

Moisture Management

Low moisture absorption is an important material characteristic, but storage and handling still matter. Prepreg and thin laminate structures should follow supplier recommendations.

Lamination

BT resin flow and cure behavior differ by formulation. The press cycle should follow the actual laminate supplier’s process window rather than an FR-4 recipe being reused automatically.

Drilling and Hole Preparation

Drill parameters, smear behavior, and desmear chemistry can depend on the cured resin system and glass construction.

Dimensional Stability

Package substrates and thin BT boards may require tighter compensation because small X/Y movement can affect fine-pitch registration.

Warpage

Thin BT-based structures can still warp if copper distribution, build-up symmetry, substrate thickness, package design, or lamination stress is unbalanced. A high-performance resin does not eliminate the need for mechanical stackup control.

How Should Engineers Specify BT Material for PCB Fabrication?

A production drawing should identify the exact BT laminate requirements rather than simply stating “BT material.”

Useful information includes:

Material manufacturer
Exact material grade
Core or prepreg designation
Finished dielectric thickness
Glass style
Resin content
Copper foil type and weight
Tg and test method
Dk and Df test frequency/method
X/Y and Z-axis CTE where critical
Moisture requirement
Finished board thickness
Surface finish
Controlled impedance
Approved alternative materials

For high-frequency designs, Dk and Df values should be tied to the relevant test method and frequency. A Dk value measured by one method should not automatically replace a design Dk obtained through another method.

For thin or packaging-related structures, engineers should also specify dimensional, warpage, and registration requirements where applicable.

“Use BT material” is not enough for a controlled production release. Two BT laminates may differ significantly in processing behavior and electrical performance.

BT laminate specification guide including material grade Tg Td Dk Df glass style copper type and thickness

When Should You Choose BT Resin Instead of Another PCB Material?

Material selection should start from the product requirement rather than choosing BT first and designing around it.

Requirement	Material Direction to Consider
General multilayer PCB	Standard or high-Tg FR-4
Cost-sensitive electronics	FR-4
High-reliability conventional PCB	High-Tg / specialty FR-4
BGA/CSP organic package substrate	BT resin commonly considered
Thin warpage-sensitive package	BT or another qualified package substrate material
Very high-speed PCB	Low-loss FR-4, PPE/PPO, PTFE/hydrocarbon or other high-speed materials
Flexible circuit	Polyimide
Very high thermal conductivity	Ceramic or metal-based structures
Advanced high-density IC build-up	BT core, ABF, or other package-specific systems

BT is strongest when thermal, moisture, dimensional, and package-level requirements need to be balanced in one organic material system.

It is not necessarily the first choice for ultra-high-frequency transmission, extreme thermal conductivity, flexible construction, or every advanced IC substrate architecture.

The material decision should therefore consider the entire structure: electrical performance, package geometry, process capability, reliability, cost, supply availability, and customer qualification.

FAQ About Bismaleimide Triazine

1. What does BT stand for in PCB materials?
BT stands for Bismaleimide Triazine, a high-performance thermosetting resin system used in electronic laminates and package substrates.

2. Is BT resin the same as BT epoxy?
No. BT epoxy generally refers to a BT resin system that has been modified or blended with epoxy to adjust processing, adhesion, toughness, or other material properties.

3. Is BT resin better than FR-4?
Not for every PCB. BT is most useful when thermal stability, dimensional control, moisture behavior, package warpage, or semiconductor-substrate requirements justify the additional material cost.

4. Is BT resin used for BGA substrates?
Yes. BT resin is widely associated with BGA, CSP, memory, SiP, and other organic semiconductor package substrates.

5. Does every BT laminate have the same Tg and Dk?
No. BT is a material family. Tg, Dk, Df, CTE, moisture absorption, and other values vary by formulation, reinforcement, resin content, and test method.

6. Is a BT substrate the same as an IC substrate?
A BT substrate is one type of organic IC package substrate. Other IC substrates can use ABF and additional material systems depending on package architecture and interconnect density.

Bismaleimide triazine should therefore be specified as a material system, not as a single fixed-property laminate. Resin formulation, epoxy modification, glass reinforcement, copper construction, thickness, and processing conditions all influence how the finished PCB or substrate performs.

For a PCB project requiring BT laminate or another specialty material, EBest Circuit can review the material grade, stackup, dielectric thickness, copper construction, impedance requirements, finished thickness, and manufacturing constraints before fabrication. Send your project files to sales@bestpcbs.com for DFM review.

Tags: bismaleimide triazine, bismaleimide triazine bt resin, bismaleimide triazine pcb, bismaleimide triazine structure, bismaleimide triazine substrate
Posted in best pcb, Design Guide, PCB Material, PCB Technology | No Comments »

How Is a Vehicle Domain Controller PCBA Manufactured?

September 18th, 2026

A vehicle domain controller combines the processing, communication, and control resources that were previously distributed across several automotive ECUs. Its PCBA may carry a high-performance processor, high-speed memory, vehicle-network interfaces, power-management circuits, security devices, storage, and large harness connectors on one densely populated board. Manufacturing that assembly requires more than placing components correctly; the soldering process must accommodate fine-pitch packages, uneven thermal mass, hidden joints, and strict mechanical constraints at the same time.

EBest Circuit (Best Technology) supports customer-released domain-controller projects through an IATF 16949-certified automotive quality-management system. Our capabilities include multilayer and HDI PCB fabrication, controlled-impedance manufacturing, component sourcing, mixed SMT and through-hole assembly, AOI, X-ray inspection, programming coordination, MES-based traceability, and customer-defined testing. These controls help keep the correct hardware revision, component identity, process records, and approved manufacturing route connected as a project moves from prototypes to repeat production. To discuss a domain controller PCBA build, send the released PCB data, BOM, assembly information, quantities, and required test scope to sales@bestpcbs.com.

What Is a Vehicle Domain Controller?

A vehicle domain controller is a high-performance electronic control unit that manages several related functions within one vehicle domain. Instead of assigning every function to a separate ECU, the controller provides shared computing, communication, power-management, and software resources for a group of systems.

The “domain” describes a logical group of vehicle functions. Depending on the vehicle architecture, it may cover body and comfort systems, the digital cockpit, ADAS, propulsion, chassis, connectivity, or a combination of these areas.

A domain controller is therefore not simply a larger version of a conventional ECU. It must receive data from many sensors and network nodes, process multiple workloads, exchange information with other controllers, and maintain predictable operation when one function places a heavy demand on shared hardware.

It should also be distinguished from a zone controller. A domain controller groups functions by purpose, while a zone controller usually groups physical inputs, outputs, sensors, and actuators by their location in the vehicle. Some newer platforms use both: zone controllers collect local signals, and a domain or central computer performs higher-level processing.

How Does Automotive Domain Controller Architecture Consolidate ECUs?

Automotive domain controller architecture consolidates ECUs by moving compatible workloads onto shared processing and communication hardware. The goal is not to connect several existing ECUs inside one enclosure. It is to reduce duplicated processors, memory, power supplies, gateways, and network interfaces while coordinating the functions through a common computing platform.

For example, several cockpit functions may share an applications processor, graphics resources, memory, storage, and vehicle-network connection. An ADAS domain controller may receive camera, radar, and other sensor data through high-speed interfaces, process the information, and exchange decisions with braking, steering, or gateway controllers.

This consolidation changes the PCBA in several ways:

processor and memory density increases;
high-speed interfaces occupy more routing and connector resources;
several supply rails must start, sequence, and remain stable under changing loads;
communication traffic from CAN, CAN FD, LIN, Automotive Ethernet, or other interfaces converges on one assembly;
thermal load becomes concentrated around processors, memory, PMICs, and network devices;
a defect in one shared resource can affect several vehicle functions.

The architecture can reduce module count and wiring complexity, but it also concentrates electrical, thermal, and manufacturing risk. That is why a domain-controller PCBA cannot be treated as a generic control board with a faster processor added.

Which Functions Can an Automotive Domain Controller Combine?

An automotive domain controller combines functions that need shared computing, coordinated data, or common vehicle interfaces. The exact grouping depends on the automaker's electrical and electronic architecture; there is no universal set of functions for every controller.

Common domain groupings include:

Body domain: lighting, doors, windows, seats, mirrors, wipers, access, and comfort functions.
Cockpit domain: digital instrument clusters, infotainment, displays, audio, voice processing, and driver interaction.
ADAS domain: sensor input, image or radar processing, sensor fusion, path-related calculations, and communication with actuation controllers.
Propulsion domain: engine, transmission, inverter, motor, battery, charging, and energy-management coordination.
Connectivity domain: external wireless connectivity, gateways, secure data exchange, over-the-air service support, and communication between internal and external networks.

These categories can overlap. A cockpit controller may include connectivity functions, while a central vehicle computer may run workloads from more than one traditional domain. The released system architecture—not the marketing name—determines what the PCBA must support.

This distinction also keeps closely related modules separate. A body control module mainly controls body loads and convenience functions. A telematics control unit focuses on vehicle-to-network communication. A domain controller may coordinate either area, but its defining feature is the consolidation of multiple related workloads and interfaces.

What Hardware Is Inside a Vehicle Domain Control Unit?

The hardware inside a vehicle domain control unit reflects the functions it consolidates. A body-domain board may emphasize protected inputs and load drivers, while an ADAS or cockpit controller may emphasize computing performance, memory bandwidth, high-speed networking, and thermal management.

Typical hardware blocks include:

Hardware block	Typical devices	Manufacturing concern
Main processing	Automotive MCU, MPU, SoC, FPGA or accelerator	Fine-pitch BGA assembly, heat and lifecycle control
Memory	LPDDR, DDR, Flash, eMMC or UFS	Short high-speed connections and hidden solder joints
Vehicle networking	CAN, CAN FD, LIN, FlexRay and Automotive Ethernet devices	Controlled-impedance paths, termination and connector transitions
Power management	PMICs, DC-DC converters, LDOs, supervisors and protection devices	Multiple rails, switching heat and package-specific soldering
Storage and security	Secure elements, hardware security modules and nonvolatile storage	Programming, identification and configuration control
Sensor or display interfaces	SerDes, camera links, display interfaces and level translation	High-speed differential routing and connector integrity
Timing	Crystals, oscillators, clock generators and buffers	Placement sensitivity and contamination control
External connection	Board-to-board and harness connectors, coaxial or high-speed connectors	Mechanical load, coplanarity and through-hole soldering

The board may also include shielding frames, heatsink contact areas, thermal interface material, mounting points, test pads, and service or programming connectors. These mechanical features influence component placement and assembly sequence even though they are not active electronic functions.

Compared with a conventional electronic control unit board, a high-performance domain controller usually places greater pressure on routing density, package pitch, memory proximity, power distribution, and heat removal.

What Makes a Domain Controller PCBA Difficult to Assemble?

A domain controller PCBA is difficult to assemble because it combines components that need very different soldering conditions on the same board. A fine-pitch BGA needs controlled solder-paste deposition, board support, package alignment, and a stable reflow profile. When solder paste inspection is included in the production route, it can identify deposit-volume or alignment problems before those conditions become hidden beneath a BGA after reflow. A large connector, shield frame, inductor, or power component absorbs much more heat and may require a different assembly process.

The main difficulty is the interaction between these requirements, not any one component by itself.

Typical assembly conflicts include:

small passives and fine-pitch packages beside tall connectors or shielding structures;
high-density BGA regions with limited optical access;
large ground planes that draw heat away from selected joints;
heavy connectors that need strong solder joints without overheating nearby components;
bottom-terminated packages whose solder coverage cannot be judged by surface appearance;
components with moisture-sensitivity or storage requirements that differ from the rest of the BOM;
heatsink, shield, coating, or enclosure steps that can obstruct later inspection or rework.

Process sequencing matters. Shield frames or large connectors installed too early may block X-ray views, rework access, or test fixtures. Installed too late, they may require an additional heating process that exposes the board to more thermal stress. The assembly plan therefore has to follow the actual package mix, board construction, thermal mass, and inspection access.

That process plan also has to survive the transition from prototypes to repeat production. Recording the approved stencil, placement program, reflow profile, fixtures, inspection settings, and product revision helps prevent a later batch from being built with an outdated or incomplete process. MES-based traceability can connect those records with the applicable PCB, component lots, and programmed product identity.

Domain controllers also contain costly processors and memory devices. Soldering a visible connector correctly does not compensate for an open BGA joint beneath the main processor. Inspection and process control must therefore follow the failure modes of each package rather than rely on one final visual check.

How Are High-Pin-Count BGAs and Automotive Connectors Assembled on One PCBA?

High-pin-count BGAs and automotive connectors can share one PCBA when the assembly sequence, board support, solder volumes, and thermal profile are planned for both package types. The challenge is that they sit at opposite ends of the assembly spectrum: the BGA depends on uniform hidden joints, while the connector must withstand insertion force, harness load, and repeated temperature and vibration exposure.

For the BGA area, solder-paste printing must produce repeatable deposits on adjacent fine-pitch components. Placement accuracy and package handling are important, but the reflow profile is equally critical. The board must reach sufficient temperature for complete solder formation without creating excessive package warpage, voiding, component damage, or unnecessary thermal exposure.

Large automotive connectors may use surface-mount hold-downs, press-fit pins, through-hole solder joints, or a combination of retention features. Through-hole pins can be assembled by selective soldering, pin-in-paste, or another approved process depending on connector geometry, board thickness, nearby components, and solder-side access.

Several practical interactions must be resolved:

The connector body must not shadow nearby components during reflow or block the selective-soldering nozzle.
Through-hole copper connected to large planes may need more heat than signal pins in the same connector.
Board supports must prevent the connector's mass or insertion load from flexing the BGA region.
Pin protrusion, hole fill, solder bridging, and connector seating must all remain within the released acceptance criteria.
X-ray access to the processor, memory, and other hidden joints should remain usable after the connector and shielding hardware are installed.

The best process is not automatically “reflow everything” or “solder the connector later.” It is the sequence that creates a stable window for both the hidden BGA joints and the mechanically loaded connector joints on the actual board. EBest Circuit's mixed-assembly experience allows the BGA, surface-mount hold-downs, through-hole pins, shielding hardware, and inspection access to be reviewed as one manufacturing sequence rather than as unrelated operations.

How Do Heat and Board Warpage Affect Domain Controller Assembly?

Heat and board warpage affect domain controller assembly by changing how packages, pads, and solder joints meet during reflow. A dense processor region, thick copper planes, large connectors, and uneven component distribution can create substantial temperature differences across the PCBA. At the same time, the PCB and large packages expand at different rates.

If a BGA package or the PCB bows during reflow, corner balls may separate from their pads or touch only after part of the solder has solidified. This can create opens, head-in-pillow defects, stretched joints, or weak connections that are difficult to see from the surface. Excessive board deformation can also affect fine-pitch connectors, bottom-terminated packages, and coplanarity during later assembly steps.

Production controls should address the actual thermal and mechanical behavior:

support the panel and assembly near heavy or mechanically sensitive regions;
profile representative boards at both high-mass and low-mass locations;
keep the time and peak temperature within the limits of the PCB, packages, solder alloy, and moisture-sensitive devices;
review copper balance, board thickness, panel rails, breakaway features, and component distribution for their effect on deformation;
use package-appropriate X-ray views to assess hidden joints after soldering;
avoid fixture pressure that masks or introduces board bending during inspection and test;
control heatsink and enclosure attachment forces so that the finished board is not flexed around large BGAs.

Thermal performance in use and soldering temperature during production are related but different problems. A copper area or thermal path that helps cool the operating processor can increase local thermal mass during reflow. The assembly process must therefore be developed from the released board construction and component layout rather than from a generic oven recipe.

FAQs About the Vehicle Domain Controller

Is a vehicle domain controller the same as an ECU?

A vehicle domain controller is a type of high-performance ECU. A conventional ECU may control one function or subsystem, while a domain controller consolidates several related functions, networks, or workloads on shared hardware.

What is the difference between a domain controller and a zone controller?

A domain controller groups functions by purpose, such as cockpit, ADAS, body, or propulsion. A zone controller groups sensors, actuators, power distribution, and network connections by physical vehicle location. A vehicle architecture may use both.

Does every vehicle domain controller use an HDI PCB?

No. HDI becomes useful when processor fan-out, memory routing, package pitch, interface count, or board-size limits cannot be handled reliably with conventional through-hole vias. The released component placement, stackup, routing density, and manufacturing limits determine whether HDI is necessary.

Why are BGAs common in domain controller PCBAs?

High-performance processors, memory, FPGAs, and network devices need many power, ground, and signal connections in a compact area. BGA packages provide high connection density and short electrical paths, but their joints are hidden and require a controlled assembly and inspection process.

Can a PCBA manufacturer build the complete vehicle domain controller?

A PCBA manufacturer can fabricate the released PCB, source approved components, assemble the board, inspect hidden and visible joints, program devices, and perform agreed electrical or functional tests. The exact deliverable depends on the released product data and quotation scope.

A reliable vehicle domain controller PCBA depends on managing several difficult features together: dense processors and memory, controlled-impedance networks, multiple power rails, heavy automotive connectors, hidden solder joints, and concentrated heat. EBest Circuit combines IATF 16949 process control with multilayer and HDI fabrication, mixed assembly, AOI, X-ray inspection, MES-based traceability, programming coordination, and customer-defined testing. When required by the confirmed project scope, automotive documentation such as PPAP-related records can also be coordinated without confusing manufacturing evidence with vehicle-level validation.

For a vehicle domain controller program, this combination helps preserve the approved product revision and manufacturing process as the build moves from prototypes to repeat production. Send your released PCB data, BOM, assembly information, quantities, and required test scope to sales@bestpcbs.com for review.

Tags: Automotive Domain Controller Architecture, Domain Controller PCBA, Vehicle Domain Controller
Posted in Automotives, best pcb, bestpcb, Solutions | No Comments »

ADAS ECU PCB and PCBA Manufacturing for Main Boards

September 18th, 2026

ADAS ECU hardware must process camera, radar, and vehicle-network data without allowing dense routing, power noise, hidden solder joints, or uncontrolled revisions to weaken the main board. For buyers, the practical challenge is not simply finding a factory that can produce a multilayer PCB. It is making sure the PCB structure, component package plan, assembly process, inspection method, and production files work together.

EBest Circuit (Best Technology) supports PCB fabrication, component sourcing, PCBA, inspection, and customer-defined testing for complex automotive electronics. Send your stackup requirements, Gerber files, BOM, placement data, and test instructions to sales@bestpcbs.com for a manufacturability review of your ADAS computing board.

How Is an ADAS ECU Different from Its PCB and PCBA?

An ADAS ECU is the complete electronic control unit used to support advanced driver-assistance functions. Unlike a general electronic control unit board, it is specifically built around the sensing, computing, and communication demands of driver-assistance functions. Depending on the vehicle architecture, it may receive data from cameras, radar sensors, ultrasonic sensors, inertial sensors, or other vehicle controllers. It then runs perception, decision, or sensor-fusion software and exchanges commands or status information with other vehicle systems.

The PCB and PCBA are only parts of that complete controller:

ADAS ECU: The complete unit, which may include the PCBA, firmware, application software, connectors, enclosure, shielding, thermal materials, and mechanical mounting.
ADAS ECU PCB: The bare printed circuit board before components are assembled.
ADAS ECU PCBA or main board: The populated board containing the processor, memory, power circuits, communication interfaces, and supporting components.

This distinction defines the manufacturing responsibility. A PCB and PCBA supplier can review the board for fabrication and assembly, build the bare board, source specified parts, assemble the components, inspect solder joints, and perform agreed tests. Sensor-fusion algorithms, vehicle calibration, functional-safety concepts, cybersecurity, and final vehicle validation normally remain with the customer and its system-development partners.

An ADAS domain controller is a more centralized form of automotive controller. It may consolidate work previously divided among several function-specific ECUs and process more sensor channels on one computing platform. That consolidation can increase processor pin count, memory bandwidth, interface density, power demand, and PCB routing pressure, but it does not change the boundary between the complete controller and the PCBA inside it.

What Components Are Assembled on an ADAS ECU Main Board?

The ADAS ECU architecture on the main board is usually built around a high-performance processor or system-on-chip. The precise component set depends on the number and type of sensor inputs, the software workload, and the vehicle network architecture. A typical board may include:

A main SoC, processor, MCU, GPU, or dedicated acceleration device
LPDDR4 or LPDDR5 memory close to the processor
eMMC, UFS, NOR flash, or other nonvolatile storage
PMICs, DC-DC converters, load switches, supervisors, and protection devices
MIPI CSI-2, serializer/deserializer, PCIe, Ethernet, CAN or CAN FD, SDIO, SPI, and I2C interfaces
Oscillators, clock buffers, filters, ESD protection, and common-mode components
Board-to-board, automotive data, power, and service connectors

These parts do not create equal manufacturing difficulty. A large BGA processor and nearby LPDDR devices control fanout and layer planning. Camera and high-speed network channels create impedance and return-path requirements. PMICs and processor rails require low-inductance power delivery. Connectors and protection devices influence component clearance, mechanical support, and EMC behavior.

For the buyer, the useful question is therefore not “How many components are on the board?” It is “Which packages, interfaces, and power rails control the PCB structure and assembly process?” Identifying those controlling features early prevents an apparently complete layout from reaching fabrication with an impractical via structure, incomplete impedance definition, or insufficient inspection access.

When Does an ADAS ECU PCB Require HDI or Additional Layers?

An ADAS ECU PCB does not automatically require HDI. HDI becomes justified when conventional through-hole fanout and the available layer count cannot route the required signals while maintaining reference planes, power distribution, spacing, and manufacturable feature sizes.

The decision is usually driven by five conditions:

BGA pitch and escape density. Fine-pitch processor or memory packages may leave too little room for conventional vias between pads.
Number of high-speed channels. Multiple camera, memory, PCIe, or Ethernet channels need controlled routing space and continuous reference planes.
Board outline and connector locations. A restricted enclosure or fixed connector arrangement can compress routing into a small area.
Power and ground requirements. A high-current processor with several voltage rails may need additional plane area, local copper, and dedicated return paths.
EMC and isolation constraints. Sensitive high-speed circuits, switching power sections, and external interfaces may need physical separation that consumes routing area.

A higher layer count can provide more routing channels and better separation between signal and power structures, but more layers alone do not solve a poor breakout. HDI circuit boards may use laser microvias, blind vias, buried vias, or via-in-pad around fine-pitch BGAs. Each option affects cost, registration tolerance, plating, lamination cycles, inspection, and repairability.

The most economical structure is the least complex stackup that still routes the board with acceptable impedance, return paths, copper distribution, and manufacturing margins. Before release, the PCB manufacturer should review BGA pitch, finished board thickness, via aspect ratio, annular ring, microvia depth, copper weight, material selection, and the proposed lamination sequence.

How Do LPDDR4, MIPI CSI-2, and eMMC Affect the PCB Stackup?

ADAS sensor fusion can place heavy and simultaneous demands on camera inputs, working memory, and stored data. LPDDR4, MIPI CSI-2, and eMMC serve different functions on the board, but they share one basic requirement: the stackup must provide predictable routing layers and uninterrupted reference paths before detailed routing is finalized.

LPDDR4 connects the processor to working memory through a wide, timing-sensitive bus. Memory placement, breakout geometry, reference-plane continuity, via count, and routing length must be planned as one system. Manufacturing cannot correct a topology or timing problem after the Gerber files are released, but the fabricator can verify that the selected trace widths, spacings, dielectric thicknesses, and via structures can be produced consistently.

MIPI CSI-2 commonly carries camera data into the processing platform, sometimes through serializer/deserializer devices rather than a direct camera-to-processor connection. Differential-pair impedance, intra-pair geometry, transitions, stubs, and the return path through connector regions all matter. A nominal impedance value is not sufficient if the fabrication drawing does not identify the controlled structures and their tolerances.

eMMC combines storage, command, and clock connections in a compact package. Although its routing burden may be smaller than a wide LPDDR interface, package breakout, clock quality, power integrity, and proximity to the processor can still affect placement and layer use. SDIO and other synchronous interfaces create similar concerns when clock rate and routing length increase.

The customer should release an impedance table together with the stackup and identify the nets that use each structure. The manufacturer can then calculate manufacturable trace geometries using the selected laminate and copper thickness, return the proposed stackup for approval, and use impedance coupons or agreed test methods to confirm the finished board.

How Should BGA Fanout and Vias Be Planned Around the Processor and Memory?

BGA fanout should be planned from the package pitch inward, not selected after routing becomes congested. The first review should compare pad diameter, solder-mask strategy, escape-channel width, finished hole size, annular ring, and the number of I/O rows that must reach internal layers.

For a package that allows through-hole escape, conventional vias may provide the lowest-cost and most repairable solution. As pitch decreases or the number of inner rows increases, through-holes can occupy too much routing area. Laser microvias or via-in-pad structures can open additional escape channels, but they add process controls. Filled and capped via-in-pad features must meet flatness and plating requirements so that solder does not drain into the via or leave an uneven BGA land.

Memory placement also affects fanout. Short processor-to-LPDDR connections may compete with power decoupling, eMMC routing, and processor power escapes. Moving the memory slightly can sometimes remove an HDI bottleneck; in other designs, the enclosure, thermal solution, or timing budget prevents that change. This is why the package drawing, placement, stackup, and routing constraints should be reviewed together.

Fabrication data should clearly identify blind-via spans, buried-via spans, filled vias, capped vias, back drilling if used, and any special acceptance criteria. Ambiguous via notes can cause quotation errors or, more seriously, a board built with a structure different from the designer’s intent.

How Is an ADAS ECU PCBA Assembled and Inspected?

Automotive PCBA assembly for an ADAS ECU requires controls that match the actual package mix. The main processor, memory, storage, PMICs, small passives, bottom-terminated components, and large automotive connectors do not necessarily share the same solder-paste or thermal needs.

Stencil apertures and paste volume should be reviewed in high-density BGA and QFN areas as well as around thermally demanding power components. Component moisture sensitivity, bake requirements, feeder setup, placement accuracy, and the reflow profile must be controlled for the specified parts and board thermal mass. Large copper areas or thick multilayer constructions can change heating behavior across the assembly.

Inspection methods must also match what can be seen:

SPI checks solder-paste deposits before components hide the pads.
AOI checks visible placement, polarity, component presence, and accessible solder joints.
X-ray inspection evaluates hidden BGA, QFN, and via-in-pad solder regions for defects such as excessive voiding, bridging, opens, or abnormal solder distribution.
Electrical and functional tests verify the circuits and functions defined by the customer’s test coverage, fixtures, firmware, and acceptance limits.

X-ray is important, but it is not a substitute for process control or electrical testing. A visually acceptable BGA image cannot prove that every high-speed channel, memory connection, or power rail functions correctly. Buyers should therefore define which boards are X-rayed, which joints or regions are reviewed, how results are recorded, and what functional test is required after assembly.

EBest Circuit can coordinate PCB fabrication, specified component sourcing, assembly, AOI, X-ray, and agreed electrical or functional testing. The customer should supply approved firmware, test procedures, fixtures or fixture requirements, and acceptance criteria whenever programming or functional verification is included.

How Can an ADAS ECU Prototype Be Prepared for Repeatable PCBA Production?

A working prototype is not automatically ready for repeatable production. Repeatability starts when the approved design, materials, process assumptions, and acceptance evidence are converted into a controlled manufacturing package.

Before the next build, the customer and manufacturer should close the following items:

Freeze matching revisions of the Gerber or ODB++ data, fabrication drawing, assembly drawing, BOM, centroid file, and approved change records.
Confirm the stackup, laminate, copper weight, impedance structures, HDI build, surface finish, and any special via filling or capping.
Resolve BOM lifecycle, lead-time, package, polarity, and approved-alternative questions before purchasing.
Record stencil decisions, reflow conditions, BGA or QFN X-ray criteria, and any workmanship requirements that differ from the normal process.
Define programming files, software versions, fixture ownership, test steps, pass/fail limits, and required test records.
Preserve traceability between the board revision, BOM revision, assembly lot, component lots, and test results when the project requires it.

This preparation protects the buyer from three common production problems: building the wrong revision, accepting an unapproved component substitution, and discovering too late that the prototype test depended on an undocumented setup. It also makes quotation and scheduling more accurate because the factory can see which materials, special processes, inspections, and tests belong to the released configuration.

For a new supplier transfer, do not rely only on the previous purchase order. Provide the current controlled package and identify any deviation accepted on earlier builds. A short pre-production review can expose conflicts among the PCB drawing, BOM, placement file, assembly notes, and test instructions before material is committed.

FAQs About ADAS ECU

Is an ADAS domain controller the same as an ADAS ECU?

Not always. An ADAS ECU may perform one defined driver-assistance function, while an ADAS domain controller usually consolidates several functions or sensor channels on a more centralized computing platform. Both contain PCBAs, but a domain controller often creates higher processing, memory, interface, power, and thermal demands.

Does every ADAS ECU PCB need HDI?

No. HDI is appropriate when BGA pitch, fanout density, board size, interface count, or routing constraints cannot be handled efficiently with through-hole vias and a conventional multilayer stackup. The decision should follow a layout and manufacturability review.

How many layers should an ADAS ECU PCB use?

There is no universal number. The layer count depends on BGA escape needs, high-speed signal groups, reference planes, power rails, EMC separation, copper weight, and the available board area. The stackup should be agreed before routing is finalized.

How are hidden BGA solder joints inspected?

X-ray inspection is used to evaluate solder distribution and identify visible evidence of bridging, opens, excessive voiding, or other abnormalities beneath the package. It should be combined with SPI, AOI, process records, and appropriate electrical or functional tests.

What files are needed to quote an ADAS ECU PCB and PCBA?

Provide the Gerber or ODB++ data, fabrication drawing, stackup and impedance requirements, BOM, assembly drawing, centroid file, and any special workmanship, programming, inspection, or test instructions. Include the expected quantity and revision so the quotation reflects the intended build.

If you need a manufacturing review for an ADAS ECU PCB or high-density PCBA, send the controlled project files and expected build quantity to sales@bestpcbs.com. EBest Circuit (Best Technology) can review the fabrication, sourcing, assembly, inspection, and agreed testing scope before production.

Tags: ADAS ECU, ADAS sensor fusion, automotive ECU PCB
Posted in Automotives, best pcb, bestpcb, Solutions | No Comments »

DIP Assembly: Process, SMT vs DIP, Wave Soldering & PCB Guide

September 18th, 2026

DIP assembly remains important even though most modern PCBAs rely heavily on surface-mount technology. Connectors, transformers, relays, terminal blocks, large capacitors, switches, and other mechanically demanding components are still frequently mounted through holes.

The terminology can be confusing because DIP and THT are not technically identical. DIP describes a package format, while THT describes a mounting method. In manufacturing practice, however, many PCBA factories use “DIP assembly” or “DIP line” as shorthand for the entire through-hole insertion and soldering stage.

DIP assembly production area with through-hole component insertion and wave soldering equipment

Key Takeaways

DIP assembly is commonly used in PCBA factories to describe the insertion and soldering of through-hole components. Strictly speaking, DIP means Dual In-Line Package, while THT means Through-Hole Technology.
A DIP assembly line may handle DIP ICs, connectors, relays, transformers, terminal blocks, electrolytic capacitors, headers, switches, and other leaded components.
Modern PCBAs frequently combine SMT and DIP/THT assembly. Small, high-density components are mounted by SMT, while mechanically loaded or larger leaded parts use through-hole mounting.
Through-hole components can be soldered by wave soldering, selective soldering, or hand soldering depending on board layout, production volume, component mix, and thermal constraints.
PCB design directly affects DIP assembly quality. Finished hole size, annular ring, pad geometry, component spacing, solder accessibility, and bottom-side SMT placement all matter.
Common DIP/THT defects include insufficient hole fill, solder bridges, cold joints, icicles, component tilt, incorrect polarity, and flux residue.
Inspection and testing may include visual inspection, AOI, ICT, functional testing, programming, and X-ray when hidden structures justify it.

What Is DIP Assembly?

DIP assembly is commonly used in PCB manufacturing to describe the insertion and soldering of through-hole components after or alongside SMT assembly. Strictly, DIP stands for Dual In-Line Package, a package with two parallel rows of leads.

A traditional DIP IC is inserted through plated holes in the PCB and soldered on the opposite side. However, factory DIP lines usually process many other through-hole components that are not technically DIP packages.

Typical factory usage therefore includes:

DIP ICs
Connectors
Relays
Transformers
Terminal blocks
Headers
Large electrolytic capacitors
Switches
Power components

For manufacturing discussions, it is useful to confirm whether “DIP assembly” means only actual DIP-packaged devices or the broader through-hole assembly process.

Is DIP Assembly the Same as Through-Hole Assembly?

Not exactly. DIP is a package style, while THT is a PCB mounting technology.

Term	Meaning
DIP	Dual In-Line Package
THT	Through-Hole Technology
DIP component	A component with two parallel rows of leads
THT component	Any component whose leads pass through PCB holes
DIP assembly	Factory shorthand often used for THT assembly
DIP line	Through-hole insertion and soldering production line

A DIP IC is normally a THT component, but many THT components are not DIP packages. A transformer with four leads, a terminal block, or a D-sub connector may all be processed on a DIP line even though none is a standard DIP package.

This distinction matters for engineering documentation. A BOM should specify the actual component package and mounting method rather than relying only on the term “DIP.”

What Components Are Commonly Used in DIP Assembly?

DIP assembly lines handle components that benefit from through-hole mounting or are not available in practical surface-mount formats.

A DIP switch assembly is one example of a through-hole control component that may be inserted and soldered on the same production line.

Common examples include:

DIP ICs
DIP switches
Pin headers
Board-to-wire connectors
D-sub connectors
Terminal blocks
Relays
Transformers
Large electrolytic capacitors
Power resistors
LEDs
Potentiometers
Mechanical switches
High-force connectors

Through-hole mounting is often selected when the component experiences mechanical loading. Connector insertion and removal, cable forces, relay mass, or transformer weight can make lead-through-hole retention useful.

This does not mean every THT component is automatically more electrically capable or more reliable than an SMT equivalent. The correct choice depends on the component, current, heat, mechanical load, solder-joint design, and operating environment.

Common through-hole components including relay DIP IC electrolytic capacitor transformer connector terminal block pin header and switch

What Equipment Is Used on a DIP Assembly Line?

A DIP assembly line can combine manual workstations, automatic insertion equipment, soldering systems, inspection, and testing.

Typical equipment includes:

Lead-forming machines
Axial-component insertion machines
Radial-component insertion machines
Odd-form insertion machines
Manual insertion conveyors
Component clinching equipment
Fluxing and preheating systems
Wave soldering machines
Selective soldering machines
Lead-trimming equipment
AOI systems
Repair stations
ICT fixtures
Functional test equipment

The exact configuration depends on volume and component mix. A high-volume appliance board with many repetitive axial parts may justify automatic insertion, while a low-volume industrial assembly with large connectors may rely more heavily on manual insertion.

At EBest Circuit, mixed-technology PCBA projects can be reviewed for SMT, THT insertion, wave soldering, selective soldering, and testing requirements before the production route is finalized.

What Is the DIP Assembly Process?

A typical DIP assembly process starts after component and PCB verification and ends with inspection and electrical testing.

Material and BOM verification. Confirm component part number, polarity, package, lead condition, and quantity.
Lead forming and preparation. Bend, cut, or form leads where required.
Manual or automatic insertion. Insert the component leads through the correct PCB holes.
Pre-solder inspection. Check orientation, polarity, seating, and component location.
Fluxing and preheating. Prepare the solder side for stable wetting.
Wave, selective, or manual soldering. Form the through-hole solder joints.
Lead trimming, touch-up, and cleaning. Remove excessive lead length and repair defects where necessary.
Inspection and testing. Check solder joints and verify electrical function.

The process route can change when the PCB contains both SMT and THT components. Component thermal sensitivity, bottom-side SMT parts, solder pallets, and selective-solder nozzle access all influence the final sequence.

DIP through-hole PCB assembly process from component insertion and pre-solder inspection to wave soldering selective soldering inspection and functional test

SMT vs DIP Assembly: What Is the Difference?

SMT places components directly on PCB surface pads, while DIP/THT assembly passes component leads through drilled holes.

Factor	SMT	DIP / THT
Mounting	On PCB surface	Leads through PCB holes
Typical soldering	Reflow	Wave, selective, or hand soldering
Component density	Higher	Lower
Hole requirement	Usually no component holes	Plated through holes required
Automation	Highly automated	Manual and automatic mix
Typical components	BGA, QFN, SMD passives	Connectors, relays, transformers, DIP ICs
Mechanical retention	Mainly solder-pad attachment	Lead passes through board
Board area	Usually lower	Usually higher

SMT is generally preferred for dense digital electronics because components and pads occupy less area. It also supports high-speed automated placement.

DIP/THT remains useful where component size, mechanical stress, connector retention, legacy parts, or specific power components make through-hole mounting practical.

The two technologies are therefore complementary rather than competing solutions.

SMT versus DIP through-hole PCB assembly comparison with reflow and wave selective soldering

How Are SMT and DIP Combined on the Same PCBA?

Mixed SMT and DIP assembly is common in industrial, automotive-control, power, appliance, medical, and communication electronics.

In production planning, SMT and DIP assembly steps are sequenced to protect components and maintain solder access. An SMT DIP assembly route normally completes reflow before through-hole insertion and wave, selective, or hand soldering.

A typical mixed process can be:

Solder paste printing → SMT placement → reflow → AOI → THT insertion → wave/selective soldering → inspection → functional test

The SMT stage normally installs ICs, resistors, capacitors, QFN/BGA packages, small diodes, and small transistors. The THT stage may then install connectors, relays, transformers, terminal blocks, large capacitors, and mechanical switches.

SMT is often completed first because reflow can process hundreds or thousands of surface joints in one controlled thermal cycle. The through-hole parts are then inserted and soldered using a process compatible with the already assembled board.

The exact sequence is not universal. Bottom-side SMT components, wave-solder pallets, component temperature limits, and board accessibility can require a different manufacturing route.

Wave vs Selective vs Hand Soldering: Which Is Used for DIP Assembly?

The soldering method should be selected from PCB layout, joint count, component density, production volume, and thermal restrictions.

Method	Best Fit	Main Limitation
Wave soldering	Many THT joints, higher-volume boards	Large solder-side area exposed to the wave
Selective soldering	Mixed SMT/THT and localized joints	Slower and more process-specific
Hand soldering	Prototypes, rework, odd-form parts	Labor and operator dependent

Wave soldering passes the solder side over a controlled wave of molten solder. It is efficient when many through-hole joints can be soldered in one operation.

Selective soldering uses a programmable nozzle or localized soldering system. It is especially useful when only certain THT joints should contact molten solder or when bottom-side SMT parts limit full-wave exposure.

Hand soldering remains useful for prototypes, low-volume builds, rework, unusual connectors, and components that cannot be handled efficiently by wave or selective equipment.

No method is inherently best for every board. The correct process depends on the layout and manufacturing quantity.

Wave soldering selective soldering and hand soldering comparison for DIP through-hole assembly

What PCB Design Rules Matter for DIP Assembly?

DIP/THT assembly quality depends heavily on PCB hole and pad design. A schematic can be correct while the through-hole assembly remains difficult or unreliable because of poor footprint geometry.

Important design items include:

Finished hole diameter
Component lead diameter
Hole-to-lead clearance
Annular ring
Pad diameter
Copper thickness
Thermal-relief design
Component spacing
Wave-solder direction
Solder shadowing
Selective-solder nozzle access
Bottom-side SMT clearance
Component height
Pin 1 and polarity marking
Lead protrusion after soldering

The finished hole must provide enough clearance for insertion and solder flow without becoming excessively large. Too little clearance can make insertion difficult and restrict solder movement, while excessive clearance reduces mechanical support and can complicate hole filling.

Large copper planes can also remove heat from a through-hole pad. Thermal relief may be needed to obtain stable soldering temperature without excessive dwell time.

For selective soldering, nearby components, board edges, fixture features, and nozzle size must also be considered during layout rather than after the PCB is fabricated.

DIP through-hole PCB design showing finished hole annular ring plated hole solder fillet and DIP footprint

What Defects Are Common in DIP Assembly?

Most DIP/THT defects are related to component insertion, solder wetting, hole filling, temperature, or handling.

Common defects include:

Insufficient hole fill
Cold solder joints
Solder bridging
Solder icicles
Excess solder
Solder voids
Component tilt
Incorrect polarity
Wrong component location
Missing component
Lifted pad
Barrel damage
Excessive lead protrusion
Flux residue

Insufficient hole fill can occur when the solder does not rise adequately through the plated hole. Hole geometry, board thickness, copper planes, flux activity, preheat, solder temperature, and component lead condition can all contribute.

Solder bridging occurs when adjacent joints are unintentionally connected. It can be influenced by pad spacing, lead spacing, solderability, conveyor direction, solder conditions, and component geometry.

Inspection should therefore identify the defect and its process cause rather than treating every poor joint as an operator issue.

DIP through-hole solder joint quality guide showing good joint solder bridge cold joint and insufficient hole fill

How Is DIP Assembly Inspected and Tested?

DIP assembly quality control should verify both component installation and solder-joint performance.

Typical controls include:

Incoming component inspection
First-article inspection
Pre-wave insertion inspection
Visual solder-joint inspection
AOI where applicable
X-ray when hidden geometry justifies it
ICT
Functional testing
Firmware programming
Burn-in when specified

Before soldering, inspectors can check component value, orientation, polarity, seating height, missing parts, and lead position.

After soldering, inspection focuses on joint wetting, hole fill, bridges, excess solder, damaged pads, and lead protrusion.

X-ray is not automatically required for every DIP assembly. Most conventional through-hole joints are visible from the solder side, so visual inspection, AOI, ICT, and functional testing are often more useful. X-ray should be applied when hidden geometry or specific reliability requirements justify it.

EBest Circuit supports SPI, AOI, X-ray, ICT, and functional testing according to the actual assembly and inspection needs of the project.

When Should Engineers Choose DIP/THT Instead of SMT?

DIP/THT is most useful when the component or product needs mechanical retention, specific component availability, or a mounting format that SMT cannot provide efficiently.

Typical examples include:

Connectors subject to repeated mating forces
Terminal blocks with cable loads
Heavy transformers
Large relays
Mechanical switches
High-force controls
Socketed or serviceable ICs
Legacy components
Certain large power components

The selection should not be based on a rule that “THT is always stronger” or “SMT is always better.”

Instead, consider mechanical load, component mass, current requirement, thermal environment, available package type, PCB area, assembly volume, automation level, rework requirements, and lifecycle/sourcing.

A mixed approach is often the most practical solution: SMT for density and automation, THT for components that benefit from mechanical through-board attachment.

What Should Buyers Include in a DIP Assembly RFQ?

A DIP assembly quotation should define the bare PCB, through-hole components, assembly process, and acceptance criteria.

Requirement	Why It Matters
Gerber / ODB++	PCB fabrication data
BOM	Component identification
Pick-and-place / insertion data	Component location
Assembly drawing	Orientation and polarity
THT component datasheets	Lead and package geometry
Solder alloy	Process and temperature selection
Wave/selective requirement	Production routing
IPC class	Acceptance criteria
Test specification	ICT/FCT scope
Quantity	Manual vs automated process planning

Also specify where applicable:

Lead-free or SnPb requirement
Conformal coating
Programming
Burn-in
Potting
Cleaning requirements
Box build
Special connector insertion
Customer-supplied components

If the soldering method has not yet been selected, the manufacturer can review the PCB layout and component mix before determining whether wave, selective, or manual soldering is most appropriate.

FAQ About DIP Assembly

1. What does DIP stand for in electronics?
DIP stands for Dual In-Line Package, a package with two parallel rows of component leads.

2. Is DIP assembly the same as through-hole assembly?
Not strictly. DIP is a package type, while THT is a mounting technology. However, many PCBA factories use “DIP assembly” as shorthand for their through-hole production stage.

3. What is a DIP assembly line?
A DIP assembly line handles through-hole component preparation, insertion, soldering, inspection, repair, and testing.

4. What is the difference between SMT and DIP assembly?
SMT mounts components directly onto PCB surface pads and typically uses reflow soldering. DIP/THT inserts component leads through drilled holes and normally uses wave, selective, or hand soldering.

5. Can SMT and DIP components be used on the same PCB?
Yes. Mixed SMT and THT assembly is very common, especially on industrial, power, automotive, appliance, and communication boards.

6. Is wave soldering required for every DIP assembly?
No. Selective soldering or hand soldering may be more appropriate depending on the board layout, production quantity, bottom-side SMT components, and component mix.

DIP assembly remains an important part of modern PCBA production because many connectors, relays, transformers, terminal blocks, switches, and other components still benefit from through-hole mounting. The key is to treat DIP/THT requirements as part of the complete PCB and assembly design rather than as a separate manual process added at the end.

For a mixed SMT and DIP assembly project, send your Gerber files, BOM, pick-and-place data, assembly drawings, THT component datasheets, soldering requirements, and test specification to sales@bestpcbs.com for DFM and PCBA review.

Tags: dip assembly, dip assembly line, dip switch assembly, smt and dip assembly, smt dip assembly
Posted in best pcb, PCB Assembly / PCBA, PCB Technology, SMT Technology | Comments Closed

M8 vs M9 CCL: Key Differences for AI Server PCBs

September 18th, 2026

M8 vs M9 CCL is becoming a core material question for AI server PCB design. As 800G networks move toward 1.6T architectures and high-speed SerDes channels move toward 224G-class signaling, M9-class CCL is increasingly discussed as the next step beyond mature M8-class materials.

However, the real engineering question is not whether M9 has a lower nominal Df. The question is whether the complete PCB channel needs enough additional loss margin to justify the higher material cost, tighter supply chain, qualification work, and more demanding multilayer fabrication process.

M8 vs M9 CCL comparison for AI server PCBs showing high-speed multilayer constructions

Key Takeaways

M8 and M9 are performance-class descriptions, not universal IPC laminate grades. The exact resin, glass fabric, copper foil, and electrical properties depend on the supplier and material part number.
M8-class CCL is already a mature ultra-low-loss option for many 800G switches, AI servers, and high-speed networking boards.
M9-class CCL targets even lower transmission loss for next-generation 1.6T networking, longer SerDes channels, and systems with tighter channel-loss budgets.
The transition from M8 to M9 is not simply a lower-Df resin upgrade. It usually involves the complete material system: resin, glass fabric, copper profile, lamination behavior, and PCB process control.
224G-class signaling does not automatically require M9. Channel length, via count, connector loss, copper roughness, routing topology, and insertion-loss budget all matter.
A 52-layer PCB does not automatically need M9 on every signal layer. Material choice should follow the electrical requirement of each critical channel.
M8 remains a practical choice when simulation and validation show sufficient insertion-loss, impedance, and reliability margin.
For RFQs, “M9 material” is not enough. Buyers should specify the exact laminate, Dk/Df conditions, copper foil, glass style, stackup, impedance, insertion-loss target, and qualification requirements.

What Do M8 and M9 Mean in CCL Materials?

M8 and M9 are commonly used as performance-class descriptions for high-speed, low-loss CCL systems, rather than as universal IPC material designations.

Two materials described as M9 can therefore have different:

Resin chemistries
Glass fabrics
Copper foil profiles
Resin contents
Dk and Df values
Test methods
Processing characteristics

This distinction matters during procurement. A PCB drawing that simply states “M9 material” still leaves too many variables open for accurate stackup design, loss modeling, purchasing, and fabrication.

The correct starting point is the CCL manufacturer and exact material part number, followed by its tested electrical properties, copper construction, glass style, and approved alternatives.

Exploded M8-class and M9-class CCL layer structures with copper foil resin and glass fabric

M8 vs M9 CCL: What Are the Main Differences?

M8-class CCL is already an ultra-low-loss material system for high-speed computing and networking, while M9-class development pushes dielectric loss, conductor loss, dimensional stability, and multilayer process control further for longer and faster channels.

Because M8 and M9 are not universal IPC grades, the most useful comparison combines the general performance direction with published material examples. Panasonic MEGTRON 8 provides a documented M8-class reference, while Doosan DS-7409DYQ illustrates the direction of next-generation material development for 1600G networking and AI accelerators.

Comparison	M8-Class CCL	M9-Class / Next-Generation CCL
Typical platform target	800G switches, current AI servers, high-speed networking	1.6T switches, next-generation AI accelerators, longer ultra-high-speed channels
Published material example	Panasonic MEGTRON 8 R-579Y(U) / R-579Y(N)	Doosan DS-7409DYQ
Published application positioning	High-speed networking; supports 800GbE	Super ultra-low loss for 1600G and AI accelerators
Dk example	3.08 / 3.13 @ 14 GHz	2.50 @ 10 GHz
Df example	0.0012 / 0.0016 @ 14 GHz	0.0006 @ 10 GHz
Tg, DMA	220°C	220°C
Td, 5% weight loss	370°C	380°C
T288	>120 min	120 min
X/Y-axis CTE	17–20 ppm/°C	6 ppm/°C
Z-axis CTE below Tg, α1	50 ppm/°C	25 ppm/°C
Z-axis CTE above Tg, α2	270 ppm/°C	150 ppm/°C
Thermal conductivity	Depends on exact construction	0.4–0.5 W/m·K
Water absorption	0.06%	0.06%
Published copper example	H-VLP3, 1 oz	HVLP3, 1 oz
Published peel strength	0.7 kN/m	0.5 kgf/cm (~0.49 kN/m)
Resin / dielectric direction	Mature ultra-low-loss system	Further optimized extremely low-loss system
Glass direction	Low-Dk / ultra-low-Df glass options	Greater emphasis on very-low-loss and dimensionally stable glass construction
Copper requirement	Low-profile copper already important	Copper roughness becomes more critical as dielectric loss falls
Manufacturing window	Relatively mature for experienced high-speed PCB fabs	Tighter lamination, registration, copper-interface, thickness, and reliability control
Supply maturity	More mature and broadly qualified	Fewer qualified material and stackup combinations
Cost direction	High	Generally higher
Best selection basis	Meets channel loss with sufficient engineering margin	Consider when M8 no longer provides enough channel-loss or qualification margin

These values show the direction of material development, but they should not be treated as a direct M8-to-M9 percentage comparison. The Panasonic and Doosan data use different frequencies, material constructions, and potentially different measurement conditions. For an actual PCB design, engineers should compare qualified laminate part numbers using the same Dk/Df test method, frequency, glass style, resin content, and copper profile.

M8 vs M9 CCL performance comparison for AI server PCB materials

Why Are AI Server PCBs Moving from M8 Toward M9?

The main reason is that the available channel-loss budget is becoming tighter as data rates increase and signal channels become more difficult.

Several trends are happening at the same time:

112G-class channels are moving toward 224G-class signaling.
800G network architectures are moving toward 1.6T.
AI server boards are using more complex multilayer stackups.
Long SerDes channels may pass through more vias and connectors.
Phase consistency and impedance control are becoming more demanding.

Higher data rate does not automatically mean M9 is mandatory. A short 224G-class channel with limited via transitions and carefully controlled copper roughness may have a very different loss budget from a long midplane or switch-board channel.

The decision therefore depends on the entire transmission path, including routing length, connector loss, via structure, copper profile, stackup, and any retimers in the architecture.

AI server PCB transition from 112G to 224G and 800G to 1.6T with tighter loss budget

How Do M8 and M9 Differ in Dk, Df and Transmission Loss?

Df is usually the first specification engineers compare because it directly influences dielectric loss, but Dk and the test conditions behind both values also matter.

Public material data show the general direction clearly. MEGTRON 8 publishes Dk values around 3.08/3.13 and Df values around 0.0012/0.0016 at 14 GHz, while DS-7409DYQ publishes Dk 2.50 and Df 0.0006 at 10 GHz.

Df mainly affects dielectric loss. As trace length and frequency increase, a lower Df can reduce the amount of signal energy lost in the dielectric.

Dk affects impedance, propagation velocity, and trace geometry. A lower Dk can help some high-speed designs, but the lowest nominal Dk is not automatically the best choice. Stability across frequency, temperature, glass construction, and production lots can be just as important.

For real channel modeling, engineers should use material data measured under conditions that match the qualified stackup as closely as possible rather than comparing datasheet numbers from unrelated test methods.

Why Is M9 a Material-System Upgrade Rather Than Just a Lower-Df Resin?

M9-class development is better understood as a system-level material optimization. Reducing resin Df alone does not guarantee sufficiently low PCB channel loss.

Resin System

The resin must reduce dielectric loss while still supporting multilayer PCB manufacturing. Engineers also need to consider resin flow, thermal reliability, adhesion, dimensional behavior, and CAF resistance.

A resin that looks excellent electrically but creates an unstable lamination process does not solve the complete PCB problem.

Glass Fabric

Glass fabric contributes to effective Dk, Df, dimensional stability, and fiber-weave behavior. Advanced low-loss glass constructions can help reduce dielectric loss and limit local variations that contribute to skew and phase mismatch.

Glass style also affects pressed dielectric thickness and manufacturing behavior, so it should be defined at stackup level rather than treated as an invisible material detail.

Copper Foil

Once dielectric loss is reduced, conductor loss becomes a larger part of the total channel budget. Smoother copper becomes increasingly valuable because surface roughness increases conductor loss at high frequency.

This is why many M9-class designs place greater emphasis on very-low-profile copper in addition to lower-loss resin and glass. Our existing HVLP Copper Foil for AI Server PCBs guide explains this conductor-loss mechanism in more detail.

M9 material system upgrade showing low-loss resin advanced glass fabric smooth copper foil and multilayer PCB

How Much Does Copper Roughness Matter in M8 and M9 PCBs?

Copper roughness can determine how much of the theoretical low-loss advantage of a laminate remains after PCB fabrication.

At high frequency, current concentrates near the conductor surface because of the skin effect. If that surface is rough, the effective current path becomes more complex, increasing conductor loss.

This means a lower-Df resin can still deliver disappointing channel performance if the signal layer uses an unsuitable copper surface.

For M8 and M9 projects, engineers should evaluate:

Copper foil type
Roughness data such as Rz or Rq
Treatment side
Foil thickness
Inner-layer surface treatment
Final insertion-loss performance

The incoming copper foil grade is only one part of the story. PCB processing can also change the effective copper-dielectric interface, so overly aggressive inner-layer treatment can reduce the benefit of starting with smoother foil.

M9 does not automatically mean HVLP5. Published next-generation low-loss material data can still include HVLP3 copper constructions, which is why the M9 label alone should never be translated into a mandatory copper grade.

Smooth copper versus rough copper showing lower and higher conductor loss in high-speed PCB traces

When Is M8 CCL Still Enough for an AI Server PCB?

M8 remains a strong choice when the complete channel meets the required electrical targets with sufficient engineering margin.

Typical situations include:

High-speed channels are relatively short.
Via transitions are limited.
Connector loss is manageable.
Simulation shows acceptable insertion loss.
Existing M8 materials are already customer-qualified.
Production experience with the stackup is mature.
Supply availability and lead time are important.
Only some signal layers carry the most demanding SerDes channels.

An M8 stackup may therefore remain entirely appropriate even in an advanced AI server platform.

If an M8-based design already meets insertion-loss, impedance, and reliability requirements with sufficient margin, moving to M9 may increase cost without producing a measurable system-level benefit.

This is especially important for boards where only a small portion of the routing approaches the channel-loss limit.

When Should Engineers Consider M9 CCL?

M9 becomes more relevant when the M8 design begins to consume too much of the available channel-loss margin.

Typical triggers include:

Long 224G-class SerDes channels
1.6T switching architectures
High-loss midplane or backplane routes
Multiple via transitions
Very dense high-speed routing
M8 simulation results close to the insertion-loss limit
Customer-specified or platform-qualified M9 materials
Architectures trying to preserve margin without adding additional retimers

The decision should still be based on the actual channel model. A short trace on a high-layer-count PCB may have less need for M9 than a long route on a lower-layer board.

The trigger for M9 should be the channel-loss budget and platform-qualification requirement, not the PCB layer count alone.

Does a 52-Layer or Higher-Layer PCB Automatically Require M9?

No. A 52-layer or higher-layer PCB does not automatically require M9 material on every layer.

A high-layer-count AI server PCB may contain:

Critical high-speed SerDes signal layers
Lower-speed control signals
Clock or management interfaces
Power planes
Ground planes
Auxiliary signal layers

Only some of these layers may be sensitive enough to justify the most aggressive low-loss construction.

In some designs, engineers may consider a hybrid material strategy in which the most demanding signal regions use a higher-performance material system while other layers follow a different qualified construction. Whether this is practical depends on lamination compatibility, reliability, stackup design, and the fabricator’s process capability.

Layer count therefore tells you how difficult the board may be to manufacture, but it does not by itself define the required loss class.

What PCB Manufacturing Challenges Increase with M9-Class CCL?

M9-class materials can narrow the PCB manufacturing window because the electrical advantage must be maintained through lamination, drilling, plating, and inner-layer processing.

Important manufacturing challenges include:

Multilayer lamination control
Resin-flow consistency
Pressed dielectric thickness
Layer-to-layer registration
Copper adhesion
Inner-layer surface treatment
Mechanical drilling quality
Plated-through-hole reliability
Controlled impedance
Insertion-loss verification
Material-lot control

Extremely smooth copper needs enough adhesion without introducing excessive surface roughness during inner-layer treatment. This creates a direct trade-off between electrical performance and process robustness.

Advanced glass constructions can also change drilling behavior. Where a qualified M9 construction uses harder low-loss glass, tool wear, hole-wall quality, and drilling parameters may require tighter control.

Before quoting an M9 PCB, the fabricator should review the exact laminate system, stackup, copper foil, glass style, finished thickness, via structure, impedance requirements, and customer qualification rules.

How Should Engineers Choose Between M8 and M9 for a Real PCB Stackup?

The most reliable selection method is to start with the channel requirement and work backward to the material system.

Define the signaling rate and channel topology. Identify connectors, vias, trace lengths, and any retimers.
Build the insertion-loss budget. Determine how much loss the PCB portion of the channel can consume.
Identify the longest and most critical channels. Do not optimize every route based on the worst case unless necessary.
Simulate an M8 stackup using realistic copper roughness. Nominal Df alone is not enough.
Compare the remaining margin with an M9 alternative. Evaluate whether the improvement is electrically meaningful.
Confirm the stackup with the PCB fabricator. Check actual cores, prepregs, glass styles, copper foils, thickness tolerances, and material availability.

The fabricator should be involved before the stackup is frozen. A theoretically ideal dielectric thickness or glass style may not be the construction the factory can source and process consistently.

This step becomes more important as layer count increases because small dielectric-thickness and registration changes can affect impedance, board thickness, and production yield across many lamination interfaces.

What Should Buyers Include in an M8 or M9 PCB RFQ?

An RFQ should define the material system and electrical target clearly enough that the PCB manufacturer does not have to guess what “M8” or “M9” means.

RFQ Item	Why It Matters
CCL manufacturer and exact part number	Avoids ambiguous M8/M9 descriptions
Approved alternative materials	Supports supply continuity
Dk/Df and test frequency/method	Makes electrical data comparable
Copper foil type and roughness	Controls conductor-loss assumptions
Glass style	Affects loss, skew, thickness, and processing
Resin content	Influences pressed dielectric behavior
Layer count	Defines stackup complexity
Finished board thickness	Sets lamination target
Impedance table	Defines trace geometry requirements
Insertion-loss target	Establishes electrical acceptance criteria
Coupon / S-parameter requirement	Defines production verification
Customer-approved material list	Controls qualification compliance

For a high-speed AI server project, the RFQ should also state the via structure and identify the most critical high-speed layers whenever possible.

Writing only “M9 material, 52 layers” is not enough for a reliable technical quotation because two suppliers may interpret that requirement using very different laminate, copper, and glass constructions.

M8 and M9 PCB RFQ checklist including exact material Dk Df copper foil glass style stackup impedance and insertion loss

FAQ About M8 and M9 CCL

1. Is M9 CCL always better than M8 CCL?
No. M9 CCL generally targets lower transmission loss, while M8 CCL remains suitable when it meets the channel budget with sufficient margin.

2. Can M8 CCL support 224G-class signals?
Potentially, yes. The result depends on trace length, copper roughness, via count, connectors, routing topology, and the complete insertion-loss budget rather than the M8 label alone.

3. Does every M9 CCL use Q-glass?
No. The search phrase M9 CCL Q glass describes one material direction, but the exact glass fabric must be checked in the qualified laminate construction.

4. Does M9 CCL require HVLP5 copper foil?
No. The required copper profile depends on the qualified material system, channel-loss target, signal layer, and customer approval.

5. Does a 52-layer PCB need M9 on every layer?
No. Material selection should follow the electrical role of each layer and the loss requirements of the critical channels rather than total layer count alone.

6. What information is needed to quote an M9 PCB?
Provide the exact laminate, approved alternatives, stackup, copper foil, glass style, finished thickness, impedance requirements, insertion-loss target, via structure, quantity, and qualification requirements.

Selecting between M8 and M9 requires more than comparing nominal Dk and Df values. Channel length, copper profile, glass construction, stackup, via structure, manufacturing capability, and customer qualification requirements should be evaluated as one system.

For an AI server or high-speed network PCB review, send your Gerber files, stackup, target material, impedance table, insertion-loss requirements, finished board thickness, via structure, and expected quantity to sales@bestpcbs.com.

Tags: m8 ccl, m8 vs m9, m8 vs m9 ccl, m9 ccl, m9 ccl q glass
Posted in AI PCB, best pcb, PCB Design, PCB Technology | No Comments »

PCB Cards: Types, Card Edge Design, Assembly & Manufacturing Guide

September 18th, 2026

The term PCB cards appears frequently in electronics, but it does not describe one standardized type of printed circuit board. An engineer may use the term for a plug-in communication card, a bare circuit card, an assembled controller board, or even an NFC business card.

For PCB manufacturers, that ambiguity matters. Before fabrication or assembly begins, the actual card function, mechanical interface, component state, stackup, connector requirements, and testing scope must be defined. This guide explains the common meanings of PCB cards and the design and manufacturing details that make card-type PCBs different.

PCB cards including a card-edge board, assembled controller card, NFC PCB card, and diagnostic test card

Key Takeaways

A PCB card is an informal term for a printed circuit board used as an electronic card or module. Depending on context, it may mean a bare PCB, an assembled circuit card, or a plug-in board.
PCB cards include controller cards, PCIe-style cards, communication cards, card-edge modules, diagnostic cards, NFC cards, and PCB business cards.
PCB card, circuit card, PCBA, and circuit card assembly are related terms but should not automatically be treated as identical.
Plug-in PCB cards often use gold fingers along the board edge to mate directly with a socket or card-edge connector.
Gold-finger design depends on connector pitch, PCB thickness, plating, bevel, mechanical tolerance, insertion cycles, and the manufacturer’s fabrication process.
A PCB being called a “card” does not define its laminate. Standard FR-4, high-Tg FR-4, and low-loss materials can all be used depending on the application.
Manufacturing files should clearly specify the board outline, connector interface, gold fingers, stackup, impedance, assembly data, and testing requirements.

What Is a PCB Card?

A PCB card is a printed circuit board used as a functional electronic card or module. Depending on the industry and project documentation, it can refer to either a bare printed circuit board or a populated assembly.

The word “card” is especially common when the board is designed to:

Plug into another PCB or backplane
Fit into a defined slot or chassis
Act as a replaceable functional module
Use edge contacts as an electrical interface
Carry a specific control, communication, storage, or test function

Typical examples include network interface cards, industrial I/O cards, motor-control cards, PCIe expansion cards, communication modules, and diagnostic cards.

The important point is that “PCB card” does not automatically tell a manufacturer whether components are assembled. That information must come from the BOM, assembly drawing, pick-and-place data, and purchasing specification.

What Are the Main Types of PCB Cards?

PCB cards can be grouped by their mechanical interface, assembly state, and intended function.

PCB Card Type	Typical Example	Main Characteristic
Bare circuit card	Unassembled controller PCB	PCB fabrication only
Assembled circuit card	Industrial control module	Components already mounted
Plug-in PCB card	PCIe or communication card	Inserts into a socket or backplane
Card-edge PCB	Memory or interface module	PCB edge acts as connector
Test card	Diagnostic or interface board	Used for test and verification
NFC PCB card	Smart identification card	PCB antenna and NFC IC
PCB business card	Promotional electronic card	PCB used as functional branding item

The same card can fit more than one category. For example, a communication board can be both an assembled circuit card and a card-edge PCB.

For manufacturing, the functional label is less important than the actual requirements: stackup, board dimensions, copper thickness, connector geometry, surface finish, components, and test criteria.

Main types of PCB cards including bare circuit card assembled card card-edge module test card and NFC PCB card

PCB Card vs PCB vs PCBA vs Circuit Card Assembly

These terms overlap, but they describe different things in manufacturing documentation.

Term	Most Common Meaning
PCB	Printed circuit board; may refer to a bare board or the general technology
PCB card	Informal term for a board used as an electronic card/module
Circuit card	Often another name for a PCB or functional electronic card
PCBA	Printed circuit board assembly with components installed
CCA	Circuit card assembly; populated functional card
Plug-in card	PCB module designed to insert into another system
Card-edge PCB	PCB with plated edge contacts that mate directly with a connector

A bare PCB card has copper circuitry, holes, pads, solder mask, and surface finish but no electronic components. Once components are assembled, it becomes a PCBA or circuit card assembly.

In procurement documents, engineers should therefore avoid relying only on the words “PCB card” or “circuit card.” Specify whether the requirement covers bare-board fabrication, component assembly, programming, functional testing, or a complete tested module.

For a broader terminology comparison, see our guide to Circuit Card vs Circuit Board.

PCB card versus PCB versus PCBA versus CCA terminology comparison

How Does a Plug-In PCB Card Work?

A plug-in PCB card is designed as a removable electronic module that connects electrically and mechanically to another board, backplane, or system socket.

A typical connection path is:

PCB card → edge contacts or connector → motherboard/backplane → system power and signals

The card may carry:

Processor or FPGA circuitry
Network interface
Storage interface
Industrial I/O
Motor control
Power conversion
Data acquisition
Test electronics

Unlike a permanently wired PCB, a plug-in card must also satisfy mechanical requirements such as insertion alignment, connector retention, board thickness, chassis position, and repeated mating.

High-speed cards add another layer of complexity because the connector interface becomes part of the signal channel. Differential-pair geometry, breakout routing, via stubs, reference-plane continuity, and connector insertion loss may all affect performance.

This is why plug-in PCB cards should be treated as both an electrical design and a mechanical interface.

Plug-in PCB card showing gold fingers mating with a card-edge connector for power and signals

What Is a PCB Card-Edge Connector?

A PCB card-edge connector uses plated contacts along the edge of the PCB itself as one half of the connector interface.

The PCB slides into a matching socket, and spring contacts inside the connector press against the plated pads—commonly called gold fingers.

A card-edge interface may include:

Single-sided or double-sided contacts
Different contact pitches
Power and signal contacts
Ground contacts
Staggered contact lengths
Keying slots
Beveled insertion edges
Controlled PCB thickness

This construction removes the need for a separate board-mounted connector on the card itself, which can save space and reduce component count.

However, the PCB edge becomes a precision mechanical feature. Board thickness, routing profile, bevel, plating, pad position, and connector tolerance all need to match the mating connector drawing.

For high-speed interfaces, the card edge also becomes part of the controlled-impedance signal path.

What Design Rules Matter for PCB Card Gold Fingers?

Gold fingers must provide low contact resistance, corrosion resistance, and sufficient wear resistance for the expected mating cycles.

The main design items include:

Contact pitch
Finger width and length
PCB thickness
Nickel and gold plating requirements
Solder-mask clearance
Copper-to-edge spacing
Bevel angle and depth
Keying position
Connector insertion depth
Required mating-cycle life

Hard gold is commonly preferred for repeated-mating card-edge contacts because it offers better wear resistance than standard solderable surface finishes. The exact gold thickness should follow the connector life, customer specification, and fabrication capability rather than a universal value.

The leading edge may also require a bevel to reduce insertion force and prevent the connector contacts from being damaged. Bevel geometry is determined by the card thickness and mating connector; common designs may use an angled edge in roughly the 30°–45° range, but the connector drawing should control the final specification.

Gold fingers should also be kept free of solder mask, silkscreen, solder paste, surface contamination, and routing damage. For high-current card contacts, power fingers may need wider copper geometry than ordinary signal contacts.

PCB card gold finger design showing hard gold pitch bevel edge and board thickness

What PCB Materials and Stackups Are Used for Card-Type Boards?

“PCB card” describes the board’s role, not its laminate type. The correct material depends on electrical performance, mechanical strength, thermal environment, and product qualification requirements.

Application	Common Material Direction
General controller card	Standard FR-4
Industrial card	High-Tg FR-4
High-speed communication card	Low-loss / high-speed laminate
High-current power card	Heavier copper or thicker copper planes
Flexible interface card	FPC
Compact 3D module	Rigid-flex PCB

A simple industrial I/O card may use a conventional multilayer FR-4 construction, while a PCIe or high-speed networking card may require lower Dk/Df materials, controlled impedance, tighter dielectric tolerances, and insertion-loss verification.

Mechanical requirements also matter. Card-edge connectors are often designed for a specific finished board thickness, so the PCB stackup must meet both electrical and connector-fit requirements.

For high-speed cards, stackup decisions should also consider differential impedance, reference-plane continuity, trace-to-plane spacing, copper roughness, glass weave, via structure, and insertion-loss budget.

The material should therefore be selected from the interface and channel requirements rather than from the word “card.”

What Are PCB Test Cards Used For?

A PCB test card is a board designed to support electrical testing, diagnostics, qualification, or connection between a device under test and test equipment.

Depending on the project, the term may describe:

Diagnostic card
Interface card
Fixture interface PCB
Production test board
Burn-in card
Signal breakout card
Calibration board

For example, a test card can connect production equipment to a DUT through pogo pins, edge connectors, sockets, or cable interfaces.

Some test cards carry active circuits for signal conditioning or measurement, while others mainly route signals between test equipment and the product.

Because PCB test card is not one standardized construction, an RFQ should define the actual application. Useful information includes DUT interface, test voltage/current, signal frequency, connector type, insertion cycle requirements, expected test volume, controlled-impedance requirements, and functional test procedure.

This prevents a manufacturing supplier from treating a demanding high-cycle test card like an ordinary low-volume PCB.

What Are NFC PCB Cards and PCB Business Cards?

NFC PCB cards are thin printed circuit boards that integrate an NFC antenna, NFC IC, and sometimes LEDs, sensors, QR codes, or other electronics.

Most NFC systems operate at 13.56 MHz. A typical NFC PCB card may include:

PCB loop antenna
NFC IC
Matching or tuning components
Memory
LED indicator
QR code or printed information

PCB business cards often use dimensions close to the ISO ID-1 credit-card format, approximately 85.60 × 53.98 mm, although custom sizes are also common.

A PCB business card does not have to include NFC. It may instead use a QR code, LED circuit, USB interface, small development circuit, measurement reference, functional tool, or decorative copper artwork.

For an NFC version, antenna geometry is critical. Trace width, spacing, number of turns, board thickness, copper environment, nearby ground planes, and metal objects can change antenna inductance and resonance.

The electrical tuning should therefore be verified on the final PCB construction rather than assumed from the CAD geometry alone.

NFC PCB card and PCB business card showing antenna coil NFC IC and 13.56 MHz operation

How Are PCB Cards Manufactured and Assembled?

PCB card manufacturing follows the standard PCB production flow, with additional attention to edge geometry and connector interfaces where required.

A typical process is:

Gerber / ODB++ review → PCB fabrication → profile routing → surface finish → gold-finger processing → electrical test → SMT → THT → inspection → functional test

For a card-edge PCB, fabrication may require extra controls for:

Gold-finger plating
Edge bevel
Connector key slots
Board thickness
Finger position
Profile tolerance
Contact-edge quality

During PCBA, the production flow can include solder paste printing, SPI, SMT placement, reflow soldering, AOI, THT insertion, wave or selective soldering, X-ray where required, programming, and functional testing.

The card connector area should be protected during assembly so that solder, flux, scratches, or handling contamination do not degrade the contact surface. Dimensional inspection is also more important than on a PCB that never mates with a precision slot.

PCB card manufacturing and testing flow from Gerber design to fabrication gold fingers SMT AOI and functional test

How Should PCB Cards Be Inspected and Tested?

The test plan should match the PCB card’s function rather than automatically applying every available inspection method.

For bare PCB cards, common checks include:

Electrical continuity/isolation test
Board dimensions
Finished thickness
Hole and slot dimensions
Gold-finger geometry
Surface finish
Controlled impedance where required

For assembled cards, additional inspection can include SPI, AOI, X-ray, ICT, flying-probe test, functional test, and firmware programming.

Card-edge modules may also require contact continuity, connector fit, insertion/removal inspection, finger plating verification, and mechanical gauge checks.

High-speed cards may require TDR, impedance coupon testing, insertion loss, S-parameters, eye-diagram testing, or system-level validation. Not every PCB card needs these tests; the acceptance plan should follow the interface, signal rate, reliability target, and customer specification.

What Files Are Needed to Quote a Custom PCB Card?

A complete RFQ should define both the PCB and the card interface.

File / Requirement	Purpose
Gerber or ODB++	Defines PCB fabrication data
Stackup	Defines layer and dielectric structure
Board outline	Controls card dimensions
Mechanical drawing	Defines slots, cutouts and tolerances
Connector drawing	Confirms mating interface
Gold-finger specification	Defines plating and bevel requirements
BOM	Defines assembly components
Pick-and-place file	Provides SMT coordinates
Assembly drawing	Confirms component orientation
Impedance table	Defines controlled-impedance requirements
Test specification	Defines acceptance and functional testing
Quantity	Supports material and process planning

If a card-edge connector is used, also specify finished PCB thickness, finger pitch, hard-gold requirement, bevel requirement, insertion-cycle requirement, and keying dimensions.

For high-speed PCB cards, include the target stackup, differential impedances, critical interfaces, and any insertion-loss requirement.

The more clearly the interface is defined, the less risk there is that a board can pass electrical fabrication checks but fail to fit or function correctly in the final system.

FAQ About PCB Cards

1. What is a PCB card?
The search query what is PCB card usually refers to a printed circuit board used as a functional electronic card or module. It may be bare, assembled, or designed as a plug-in module.

2. Is a PCB card the same as a circuit card?
Often, but not always. Both terms can describe a printed circuit board, while the exact meaning depends on the industry and project documentation.

3. Is a PCB card the same as a PCBA?
Not necessarily. A PCBA specifically contains assembled components, while “PCB card” can also refer to a bare card-type PCB.

4. Why do PCB cards use gold fingers?
Gold fingers provide durable, corrosion-resistant electrical contacts between the PCB card and a card-edge connector.

5. Can a PCB card include NFC?
Yes. An NFC PCB card can integrate a 13.56 MHz antenna and NFC IC, along with memory, LEDs, or other functions.

6. What should I send a PCB manufacturer for a custom card quote?
Provide Gerber or ODB++, stackup, mechanical drawing, connector and gold-finger specifications, BOM, pick-and-place data, assembly drawing, impedance requirements, test requirements, and order quantity.

PCB cards range from simple controller boards to high-speed plug-in modules, so the word “card” alone is not enough to define a manufacturing requirement. Mechanical interface, assembly scope, connector geometry, stackup, surface finish, and test criteria should be specified together.

For a custom PCB card or circuit card assembly project, send your Gerber files, stackup, mechanical drawings, BOM, pick-and-place files, gold-finger requirements, and test specifications to sales@bestpcbs.com for DFM and manufacturing review.

Tags: circuit card assembly, nfc pcb cards, pcb business cards, pcb cards, what is pcb card
Posted in best pcb, PCB Assembly / PCBA, PCB Design, PCB Technology | No Comments »

Cookie	Duration	Description
cookielawinfo-checkbox-analytics	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Analytics".
cookielawinfo-checkbox-functional	11 months	The cookie is set by GDPR cookie consent to record the user consent for the cookies in the category "Functional".
cookielawinfo-checkbox-necessary	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookies is used to store the user consent for the cookies in the category "Necessary".
cookielawinfo-checkbox-others	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Other.
cookielawinfo-checkbox-performance	11 months	This cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Performance".
viewed_cookie_policy	11 months	The cookie is set by the GDPR Cookie Consent plugin and is used to store whether or not user has consented to the use of cookies. It does not store any personal data.