PCB manufacturing PCB manufacturing
Home > Blog

What Is a PCB Spark Gap? How to Calculate Gap Distance for ESD Protection

October 4th, 2026

A PCB spark gap is a deliberate gap between exposed copper electrodes that gives ESD or another high-voltage transient a preferred place to discharge. It can divert current away from a sensitive signal or circuit, but it is not a precision clamp.

PCB spark gap distance cannot be selected by simply dividing the ESD test voltage by 3 kV/mm. The voltage actually appearing across the electrodes, electrode geometry, altitude, contamination, solder mask, manufacturing tolerance, and discharge return all affect where the arc starts.

The practical task is to turn a first estimate into a gap that can be manufactured and tested. That means identifying the ESD entry and return, calculating a candidate range, dimensioning the finished copper, placing the diversion before the protected circuit, and releasing only the geometry that passes defined tests.

PCB spark gap, exposed copper electrodes near a board-edge connector

What Is a PCB Spark Gap and How Does It Work?

A PCB spark gap is an intentional air gap between two exposed copper electrodes. One electrode connects to the transient-exposed conductor; the other connects to a chosen discharge return, such as chassis or shield. When the electric field across the gap becomes high enough, the air ionizes and current jumps between the electrodes.

Gap distance sets only part of that behavior. Pointed copper concentrates the field, and the surrounding layout decides whether the resulting current follows the intended path. Because pressure, residue, geometry, polarity, and repeated arcing can shift the firing voltage, a PCB spark gap is a coarse diversion feature rather than a precision voltage clamp.

When the protected circuit needs tighter residual-voltage control, coordinate the gap with a TVS diode, GDT, or another protection stage instead of expecting the copper feature to act like a specified clamp.

What Does a PCB Spark Gap Protect Against?

A PCB spark gap is mainly used to divert ESD arriving through a known external interface. The most credible locations are connector pins, exposed contacts, cable entries, shield interfaces, and other points where the discharge can be intercepted before it crosses sensitive circuitry.

  • Connector-side ESD: The gap offers an early diversion point before the pulse travels along a signal or control trace.
  • Exposed interfaces: It can steer a discharge away from component leads, test points, and narrow internal clearances.
  • Cable or chassis entry: A short gap-to-chassis path can keep high-frequency current near the product boundary.
  • Secondary diversion: It can provide a coarse backup path when another stage limits current or residual voltage.

A bare PCB gap is not a reliable substitute for a rated high-energy surge device. It is also a poor fit when the protected node needs a narrow clamping range. An intentional firing gap does not replace required creepage, clearance, or safety insulation. Its value comes from making one discharge path preferable to the alternatives. A gap that fires into a long or sensitive return can still leave damaging voltage across the circuit.

What Electrical and Environmental Factors Affect PCB Spark Gap Distance?

Six factors determine how a first estimate becomes a testable PCB gap. Each one changes either the electrical stress, the local field, or the finished geometry. The right response is not another generic formula; it is a specific design or validation action.

Design Factor Effect on Breakdown Voltage Practical Consideration
Actual voltage across the gap Sets the electrical stress that the electrodes must withstand or discharge. Model or measure Vgap; do not substitute the generator setting.
Electrode geometry Sharp features intensify the local electric field. Freeze shape, orientation, and finished tip radius before comparing gaps.
Pressure and altitude Change gas density and the pressure-distance relationship. Do not reuse sea-level validation for a higher-altitude requirement.
Surface contamination Can promote leakage, surface tracking, or a carbonized path. Set cleanliness limits and inspect after repeated events.
Mask and coating Change or redirect the exposed discharge path. Dimension keepouts and control later coating operations.
Fabrication tolerance Changes the actual distance and edge profile. Measure production-intent boards and test the finished distribution.

How Do You Calculate PCB Spark Gap Distance?

Calculate a candidate gap, then prove it on finished hardware. A useful first-order estimate divides the voltage expected across the gap by an assumed air-breakdown field:

Estimated gap distance: dest = Vgap / Eassumed

For example, if the protection network is estimated to place 3 kV across the electrodes and the first pass uses 3 kV/mm, the arithmetic gives an estimated distance of 1.0 mm. That does not mean a 1.0 mm PCB gap will reliably fire at exactly 3 kV. Pointed electrodes create a nonuniform field, and the board surface introduces other possible paths.

Step 1: Establish Vgap. Characterize the ESD source, polarity, rise time, and source impedance. Then account for every element between the entry point and return. A TVS diode, GDT, series impedance, or parasitic coupling can change how much of the generator voltage appears between the spark-gap electrodes.

Step 2: Calculate the first-order distance. Apply dest = Vgap / Eassumed with the pressure, gas, field, and waveform assumptions written beside the result. Using 3 kV/mm may be acceptable for an order-of-magnitude check, but not for setting a production tolerance.

Step 3: Adjust for electrode geometry. Decide whether the candidate uses point-to-point, point-to-plane, parallel-edge, or another controlled shape. The same minimum distance does not imply the same firing voltage because each geometry creates a different field distribution.

Step 4: Build a candidate range. Apply finished-copper and mask tolerances, then place several gaps around the estimate on a coupon or prototype. For an illustrative 1.0 mm estimate, the following set tests both earlier and later firing while holding geometry, finish, and return path constant.

Candidate Finished Gap Purpose
A 0.8 mm Check earlier firing
B 1.0 mm Test the initial estimate
C 1.2 mm Check a higher threshold
D 1.4 mm Probe the upper test range

Measure the finished gaps before testing. Use the same electrode shape, copper weight, surface finish, solder-mask opening, and return path planned for production.

For each candidate, record whether it fires at the target level, whether the arc stays between the intended electrodes, whether another feature flashes over first, and whether repeated events change the result. This comparison turns one uncertain calculation into evidence for selecting or rejecting a production geometry.

Paschen-type relationships can refine gas-breakdown estimates when pressure, distance, gas, and electrode conditions are defined. They still do not reproduce every feature of a PCB surface. The deliverable from calculation is therefore a documented prototype range with acceptance criteria, not a guaranteed firing voltage.

Can You Simply Use 3 kV/mm for PCB Spark Gap Calculation?

Use 3 kV/mm only for a rough first estimate under stated air and field assumptions. Pointed PCB electrodes, surface paths, pressure, contamination, and fast transient behavior prevent it from predicting a guaranteed production firing voltage.

Use Suitable?
Rough first estimate Yes, with assumptions recorded
Final production gap No
Safety clearance No
Guaranteed firing voltage No
Compliance release No

How Does Electrode Shape Affect PCB Spark Gap Distance?

Electrode shape determines where the electric field concentrates, how tightly the arc location is controlled, and how sensitive the feature is to fabrication. Two gaps that both measure 0.5 mm can behave differently when one uses sharp opposing points and the other uses broad parallel edges.

PCB spark gap, four exposed copper electrode geometries on a test coupon
Geometry Field Behavior Manufacturing Sensitivity When to Use
Point to point Strong concentration at both tips High; tip radius and erosion cause larger shifts When a controlled arc location matters
Point to plane Concentration at one tip High at the pointed electrode When a preferred initiation side is useful
Parallel edges Field distributed along the edges Moderate; edge width and etch still matter When reproducibility matters more than one fixed arc point
Interdigitated teeth Multiple local high-field regions High; more edges collect process and contamination variation Only when multiple initiation sites have been intentionally evaluated

Select the geometry according to the required arc control and production stability, not just the smallest CAD distance. Sharp tips can favor a specific discharge point, but their finished radius is highly process-sensitive. Broader edges can be easier to reproduce, while allowing the arc to move. Repeated events can erode either shape and carbonize the board surface, so the first firing result does not establish long-term behavior.

How Should You Design a PCB Trace Spark Gap?

Design the spark gap as a controlled layout object, not as two trace ends that happen to be close. The fabrication data must make six physical requirements unambiguous.

  • Finished copper-to-copper gap: Set the nominal value and allowed finished tolerance from the tested candidate range.
  • Electrode tip geometry: Use tips or edges the PCB process can reproduce, then dimension their finished relationship.
  • Copper width: Give the transient path enough width and keep the neck behind each electrode short.
  • Mask opening: Expose the active copper after allowing for solder-mask registration tolerance.
  • Surrounding clearance: Keep pads, vias, planes, board edges, and component terminals from becoming an easier arc path.
  • Discharge connection: Dimension enough copper behind the return electrode to avoid a narrow or inductive bottleneck.

Wrong layout logic: connector, then a long signal trace, then the spark gap. In this order, the ESD current has already traveled beside or through the protected circuit before reaching the diversion point.

Better layout logic: connector, then the spark gap, then the protected circuit. The gap intercepts the entry before the signal branches into the board, while its return electrode connects through a short, wide path to the chosen transient return.

Document the feature in the schematic, footprint, fabrication drawing, and assembly notes. This prevents automated copper cleanup, mask editing, or conformal coating from changing its function.

Where Should You Place a PCB Spark Gap for ESD Protection?

Place the spark gap as close as practical to the ESD entry point and before the transient reaches sensitive circuitry. Make the placement decision by answering three layout questions.

Where does ESD enter? Identify the connector pin, exposed metal, cable, switch, test point, or user-accessible contact that receives the event. Put the gap before that conductor reaches its first sensitive branch.

Where should the current leave? Select chassis, shield, or a dedicated transient return and verify continuity through connector shells, fasteners, seams, and return bonds. The gap should not discharge into an ordinary signal-ground path simply because it is nearby.

What must stay outside the path? Keep clocks, reset lines, analog inputs, high-impedance nodes, communication traces, and their reference copper away from both the arc site and the return route. Inspect every layer for coupling into planes or traces below the feature.

Texas Instruments shows a 0.2 mm connector-side pattern in one battery-gauge application. That is useful evidence that etched gaps can be integrated near an interface, but 0.2 mm is not a universal PCB spark gap distance. The referenced circuit, environment, geometry, current return, and validation target must be comparable before any pattern is reused.

How Do PCB Manufacturing Tolerances Affect the Final Gap Distance?

The CAD gap is not the finished gap, and minimum trace/space capability does not guarantee repeatable spark-gap geometry. Etching changes the copper edges, an ideal point becomes a finished radius, and mask registration changes the exposed path. Convert those effects into explicit order requirements.

The fabrication drawing should state:

  • Nominal finished gap measured copper to copper, not only the CAD distance.
  • Allowed gap tolerance and the sampling or inspection method used to verify it.
  • Electrode geometry including the dimensioned tip or facing-edge profile.
  • Solder-mask opening with registration allowance around the active electrodes.
  • Copper weight used by the tested design because etching behavior changes with copper thickness.
  • Surface finish matching the electrically validated samples.
  • Conformal-coating keepout when the design depends on an exposed-air path.
  • Inspection requirement covering the finished gap, electrode profile, mask opening, and keepout.
  • Intentional-feature note so CAM review does not close, widen, or remove the unusual spacing.

For a manufacturing review, also provide the Gerber or ODB++ files and the target ESD or functional requirement. Ask the PCB manufacturer to confirm which dimensions can be controlled and measured as finished features. Then measure boards from production-intent panels before electrical testing. Release criteria should cover the resulting distribution, not one ideal coupon.

When Should You Combine a PCB Spark Gap With a TVS Diode or GDT?

Add a TVS diode or GDT when the PCB spark gap alone cannot hold the protected node within its voltage limit, absorb the required energy, or survive the expected number of events. Device choice starts with clamping accuracy, event energy, repetition, capacitance, and the maximum voltage the downstream circuit can tolerate.

Protection Device Clamping Characteristic Main Limitation Best Use Case
PCB spark gap Coarse, variable sparkover Wide variation, erosion, contamination sensitivity Low-loading diversion at an entry point
TVS diode Specified dynamic clamp Capacitance, leakage, finite pulse rating Holding a sensitive node within a voltage range
Gas discharge tube Higher-voltage crowbar action Turn-on delay, follow current, package size Higher-energy surge diversion
Series impedance Reduces current between stages Can affect signal or power delivery Coordinating a coarse and a precise clamp

The roles are distinct: the PCB spark gap provides coarse diversion, a TVS controls residual voltage more tightly, a GDT handles higher-energy diversion, and series impedance coordinates current between stages. One possible sequence places the connector first, followed by a PCB spark gap or GDT, series impedance, a TVS diode, and the protected IC. Verify the turn-on order, protected-node voltage, current sharing, component stress, and function after repeated events.

How Should You Validate a PCB Spark Gap Before Production?

Validate the finished board under a defined equipment-level test and inspect both electrical behavior and physical damage. IEC 61000-4-2 establishes a common basis for equipment ESD immunity testing, but the applicable severity and acceptance criteria still come from the product requirement.

PCB spark gap, controlled ESD validation on a finished circuit board

Step 1: Measure. Record the finished gap, tip profile, mask opening, finish, and residue condition on production-intent samples.

Step 2: Test. Apply the defined ESD method, levels, polarities, points, operating states, and pulse count at relevant environmental corners.

Step 3: Observe the discharge path. Confirm that the intended gap fires before a component lead, connector edge, enclosure seam, or unrelated copper feature.

Step 4: Monitor the circuit. Capture protected-node voltage and record resets, corruption, latch-up, communication errors, damage, and recovery.

Step 5: Inspect repeated-event damage. Look for tip erosion, carbon tracks, coating damage, firing drift, and accumulated functional degradation before making the release decision.

A candidate passes only when:

  • the intended gap fires before another PCB or enclosure feature;
  • no unintended flashover occurs;
  • the protected circuit remains functional during and after the required test;
  • the measured transient at the protected node stays within the circuit’s accepted limit;
  • repeated pulses do not create progressive carbon tracking or unacceptable firing drift; and
  • production-intent boards show consistent behavior across the allowed finished-gap range.

Keep the release record tied to board revision, fabrication lot, measured geometry, firmware state, test setup, and acceptance limits. A visible spark alone is not a pass.

What Common PCB Spark Gap Design Mistakes Should You Avoid?

Most failures come from treating the gap as an isolated CAD dimension instead of a manufactured discharge path. These six checks catch the highest-value errors before compliance testing.

  • Copying a published gap value: The same distance can fire differently when electrode shape, finish, altitude, return path, or test setup changes.
  • Using the ESD generator setting as Vgap: Other protection elements and coupling paths can change the voltage that appears across the electrodes.
  • Putting the gap after a long signal trace: ESD current has already entered the circuit before it reaches the diversion point.
  • Leaving an easier unintended path: A nearby pad, via, plane, connector shell, component lead, or board edge may flash over first.
  • Using a poor return path: Shared return impedance can raise the local reference voltage even when the intended gap fires.
  • Treating the gap as safety clearance: A spark gap is intended to break down, while safety spacing is intended to prevent breakdown.

FAQs About PCB Spark Gaps

Q1: Can a PCB spark gap protect USB, CAN, or RS-485 interfaces?

A1: It can provide coarse diversion at the connector, but it is usually only one part of the protection network. A suitable TVS diode may still be needed to control residual voltage. For high-speed interfaces, verify the protection network’s capacitance, signal integrity, protected-node voltage, and recovery after repeated ESD events.

Q2: Why does a PCB spark gap sometimes fail to fire during ESD testing?

A2: Check the finished gap first, then confirm that enough transient voltage actually appears across the electrodes. Rounded tips, solder mask, coating, pressure, surface condition, or another protection device can change the discharge path. Measure the waveform and inspect the exposed geometry before reducing the distance.

Q3: Can you simulate a PCB spark gap before building the PCB?

A3: Field simulation can compare electrode shapes and electric-field concentration, while circuit simulation can examine voltage division and protection coordination. Neither method fully predicts statistical air breakdown, contamination, tip erosion, or finished-board tolerance. Use simulation to narrow the candidate range, then establish release values on measured hardware.

Q4: Does copper weight affect PCB spark gap performance?

A4: Yes. Copper thickness affects etching and can change the finished tip profile, edge shape, and copper-to-copper distance. If copper weight changes between prototype and production, ask the manufacturer to confirm the new finished geometry and repeat the relevant electrical tests before treating the earlier result as valid.

Q5: Should a PCB spark gap use ENIG, HASL, or another surface finish?

A5: No single finish is automatically best for every spark gap. The finish can alter the exposed surface, edge profile, oxidation behavior, and local repeatability. Keep the production finish consistent with the tested samples, or requalify the gap when a process change alters the finished electrodes.

Q6: Can a PCB spark gap be placed on an inner PCB layer?

A6: Not when the intended mechanism is an exposed-air discharge. An inner-layer gap is surrounded by solid dielectric and behaves differently from an external exposed structure. Keep a conventional PCB spark gap on an exposed surface unless a separately engineered internal structure has its own electrical and reliability validation.

Q7: Can multiple PCB spark gaps be used on one connector?

A7: Yes, when several exposed conductors can receive ESD independently. Each gap needs a controlled return path and enough separation from adjacent signals, metalwork, and other gaps. Test the complete connector arrangement because one firing channel can couple voltage or current into its neighbors.

Q8: Does PCB thickness affect spark gap behavior?

A8: Board thickness usually has less direct influence than electrode spacing and shape, but it can matter near board edges, internal planes, chassis structures, or mounting hardware. Review the three-dimensional path whenever a discharge could travel around an edge or couple into nearby conductive layers.

Q9: Should a PCB spark gap appear in the schematic and BOM?

A9: Document it clearly even though it normally does not require a purchased BOM item. A custom schematic symbol, controlled footprint, and fabrication note can identify the two nets, finished geometry, mask opening, and test requirement. This reduces the chance of removal during layout or CAM review.

Q10: When should you remove a PCB spark gap instead of optimizing it?

A10: Choose another protection method when firing variation, repeated-arcing damage, or manufacturing distribution cannot meet the circuit requirement. A TVS diode, GDT, enclosure-level diversion, or redesigned current path may provide a more reliable result. The release decision should follow measured protected-node performance rather than attachment to one layout concept.

Conclusion

A PCB spark gap cannot be selected from voltage alone. Identify the ESD entry and discharge return, estimate a candidate distance, choose reproducible electrodes, convert them into finished-board dimensions, and place the diversion before the protected circuit. Coordinate a TVS diode or GDT when the residual voltage or event energy requires it. Release the design only after production-intent boards meet the defined electrical and physical acceptance criteria.

For a manufacturability review from EBest Circuit, send the Gerber or ODB++ files, gap dimensions and tolerance, copper weight, surface finish, solder-mask and coating requirements, plus the target ESD test to sales@bestpcbs.com. Those inputs allow the team to review whether the intended geometry can be built and inspected before quotation or production.

Tags: , , , ,
Posted in PCB Knowledge | No Comments »

Thin Film vs Thick Film Resistor: Which Fits Your Circuit?

October 4th, 2026

Thin film vs thick film resistor selection affects how accurately a circuit performs after temperature, load, and operating time begin to change. Two chip resistors may have the same nominal value and package but differ in temperature coefficient, noise, long-term drift, pulse behavior, and price. Choosing the appropriate technology helps the assembled board reproduce the performance established during validation.

The correct choice depends on the circuit requirement and the exact component datasheet; neither technology is universally better. EBest Circuit can source customer-approved resistors, manufacture the PCB, assemble the PCBA, inspect the soldering, and perform agreed tests. This guide explains the differences that matter before a part number or alternative is released for production.

thin film vs thick film resistor

What Is the Difference Between Thick and Thin Film Resistors?

The main difference is the resistive element. A thin film resistor normally uses a uniform metallic layer deposited onto a ceramic substrate. A thick film resistor normally uses a resistive paste that is printed onto the substrate and fired at high temperature. These different structures produce different performance ranges.

Selection factor Thin film resistor Thick film resistor
Typical advantage Precision and stability Cost and availability
TCR and excess noise Often lower Often higher
Long-term drift Often lower in comparable precision series More dependent on formulation and load
Pulse performance Depends on the selected series Pulse-resistant series are widely available
Common role Precision analog and measurement General-purpose circuit positions

The practical difference: thin film is often selected when resistor error directly affects circuit accuracy, while thick film is often selected when its specified performance already meets the requirement at a more practical cost.

These are common tendencies, not guaranteed limits. Precision thick film products and specialized thin film products can cross those boundaries. The final comparison must use the exact resistance value, package, operating conditions, and manufacturer datasheets.

Why Does Resistor Construction Change Its Performance?

thin film vs thick film resistor

Construction changes performance because current passes through a different material structure. The uniformity of that structure influences how resistance responds to temperature, voltage, electrical load, and time.

  • Thin film: A metallic alloy is deposited in a thin, relatively uniform layer. Controlled patterning and trimming can provide low TCR, low excess noise, and stable resistance, which is useful when small changes affect circuit accuracy.
  • Thick film: A resistive paste containing conductive material and glass is printed and fired. The process is economical and supports a broad selection of resistance values and packages. Manufacturers can also optimize particular series for pulse, voltage, sulfur resistance, or automotive use.

Construction does not determine performance by itself. Package size, resistance value, trimming geometry, electrodes, protective coating, ambient temperature, PCB heat dissipation, and electrical load also affect the result. The words “thin film” or “thick film” cannot replace a complete datasheet review.

When Should You Choose a Thin Film Resistor?

Choose a thin film resistor when small resistance changes would directly affect measurement accuracy, gain, reference stability, or low-level signal quality. Its customer benefit is not merely a tighter value at room temperature; it is better control of the circuit error as temperature and operating time change.

Choose thin film when the circuit depends on:

  • low temperature drift across the specified operating range;
  • low excess noise in a sensitive analog or measurement path;
  • stable absolute resistance or matched resistor ratios over time.

Typical positions include precision dividers, feedback networks, sensor interfaces, instrumentation amplifiers, reference paths, and matched resistor circuits. In these applications, TCR, load-life drift, humidity performance, and resistance tracking may be as important as initial tolerance.

Do not choose it from tolerance alone. A 0.1% tolerance does not prove that the resistor will remain within the required error across the complete operating range. Approval should be based on the circuit’s total error budget. If lower TCR, lower noise, or greater stability does not improve the application, a thin film part may add cost without improving the finished product.

When Should You Choose a Thick Film Resistor?

Choose a thick film resistor when its specified tolerance, TCR, noise, and drift already satisfy the circuit and the project benefits from lower cost or broader availability. The decision normally falls into two practical situations:

  • General-purpose circuit positions: Thick film is often suitable for pull-ups, pull-downs, LED current limiting, biasing, discharge paths, and other functions that do not determine precision performance.
  • Pulse, surge, or higher-voltage positions: A thick film part may be appropriate only when the selected series is specifically rated for the real load. The “thick film” label alone does not prove pulse or voltage capability.

For a pulse-loaded position, compare the actual peak voltage, pulse duration, energy, repetition rate, ambient temperature, and allowed resistance change with the manufacturer’s pulse-load data. Average power may hide a damaging short-duration event.

Package size is not proof of pulse survival. A larger resistor can provide more margin, but package size and film technology do not replace the pulse curve, derating rules, and limits of the exact part number.

Can Thin Film and Thick Film Resistors Be BOM Alternatives?

Thin film and thick film resistors are not automatic BOM alternatives, even when their resistance, tolerance, package, and nominal power rating match. A substitution is acceptable only when every specification that matters to the circuit and product qualification remains within the approved limits.

What must remain equivalent What to compare
Accuracy over operating conditions Tolerance, TCR, resistance tracking and long-term drift
Electrical load capability Continuous power, working voltage, overload and pulse ratings
Circuit behavior Excess noise, voltage coefficient and relevant frequency behavior
Production requirements Package, terminals, qualification, lifecycle and traceability

A resistance check proves nominal value—not equivalence. A room-temperature measurement cannot confirm the same temperature drift, noise, pulse survival, or long-term stability. Physical fit on the same PCB land pattern proves only mechanical compatibility.

Use the released MPN or a customer-approved alternative. When purchasing proposes a replacement because of cost or availability, the electrical differences should be reviewed and authorized before the new part enters production. This prevents an invisible sourcing change from altering a validated circuit.

Does Resistor Type Change the PCB Assembly Process?

thin film vs thick film resistor

Resistor type alone usually does not change the PCB assembly process. The important distinction is between soldering requirements and material-control requirements.

  • Assembly process: Reflow conditions and solder-joint formation are influenced more directly by package dimensions, terminal finish, pad geometry, stencil aperture, solder paste, placement accuracy, and the component manufacturer’s process limits.
  • Material control: A thin film resistor and a thick film resistor may look identical after placement, especially when the package has no readable marking. AOI can verify presence, alignment, and visible solder condition, but it normally cannot identify the internal resistive technology.

To preserve the customer’s approved component choice, production records should connect the BOM position with the manufacturer part number, reel label, purchasing record, feeder setup, and required lot traceability. Any proposed alternative should receive documented approval before use.

Agreed functional testing can confirm defined board behavior, but it cannot automatically prove every component characteristic. Test limits and conditions must represent the customer’s validated requirement.

EBest Circuit can manufacture and assemble customer-designed PCBs with approved thin film or thick film resistors from prototypes through repeat production. By connecting the released BOM with component sourcing, SMT setup, inspection, and agreed testing, we help customers keep the validated component decision consistent between batches. For a quotation or BOM and DFM review, send your Gerber files, BOM, assembly drawings, and test requirements to sales@bestpcbs.com.

FAQs About Thin Film vs Thick Film Resistor

Is a thin film resistor the same as a metal film resistor?

Not always. Thin film describes how a resistive layer is formed, while metal film is a broader material and construction term that may include different component formats. Use the exact manufacturer description and datasheet instead of treating the names as interchangeable.

Can thin film and thick film chip resistors use the same PCB footprint?

Yes, when their package dimensions and terminal geometry are compatible. Sharing a footprint does not make their electrical performance equivalent or authorize a BOM substitution.

Can soldering change the resistance of a precision resistor?

Soldering heat can cause a specified resistance shift. Pad design, thermal mass, reflow profile, rework temperature, and the number of heat cycles can influence the stress applied during assembly. The component datasheet should define the permitted change.

Can resistance measurement identify whether a resistor is thin film or thick film?

No. A resistance measurement verifies the measured value under the test conditions, but it does not identify the internal technology or prove TCR, noise, pulse capability, and long-term drift. Identification should rely on the approved part number and material traceability.

Thin film vs thick film resistor selection should protect the finished circuit rather than merely satisfy one resistance value in the BOM. If your project needs controlled component sourcing, PCB fabrication, SMT assembly, inspection, and agreed testing, contact EBest Circuit at sales@bestpcbs.com with the released production files and approved component requirements.

Tags: , ,
Posted in best pcb, bestpcb, Electronic Components | No Comments »

Counterbore: Symbols, Hole Dimensions and PCB Design

October 3rd, 2026

A counterbore is a cylindrical, flat-bottomed recess around a smaller hole. It provides space for a screw head, washer or other hardware to sit below the surrounding surface. A drawing must define the smaller hole diameter, recess diameter and recess depth; the screw thread size alone is not enough.

On a PCB, the recess also removes insulating material and may approach internal copper. The design therefore needs a remaining-thickness calculation as well as a fastener-fit check. A counterbore that fits a metal bracket can be too deep for the circuit board mounted beside it.

Cutaway showing a counterbore recess, flat bearing floor, through hole and socket-head screw

Key Takeaways

  • A counterbore has straight walls and a flat bearing floor; a countersink has a conical seat.
  • The ⌴ symbol identifies a counterbore. Diameter, depth, machining side and tolerances make the feature manufacturable.
  • Choose recess dimensions from the actual screw head and washer, not just the nominal thread size.
  • An ordinary M3 socket-head cap screw can have a 3 mm head height, so it cannot be fully recessed into a 1.6 mm PCB.
  • Check minimum board thickness minus maximum recess depth, then review the remaining structure and internal copper.
  • Copper clearance follows the full recess boundary, not only the smaller through hole.
  • Inspection should check diameter, depth, location, floor condition and hardware fit.

What Is a Counterbore Hole?

A counterbore hole is a stepped hole with a larger cylindrical opening above a smaller bore. The annular floor supports the underside of the fastener head or washer, while the smaller bore provides a path for the screw shank.

Feature Geometry Primary purpose
Counterbore Cylindrical recess with a flat floor Accommodate a cylindrical head or washer
Countersink Conical recess Seat a matching flat-head screw
Spotface Shallow machined flat seat Create a suitable bearing surface
Clearance hole Single-diameter bore Allow the screw shank to pass without thread engagement

The word also names the cutting tool used to make this recess. A request for a “counterbore” should therefore distinguish the finished feature from the tool. The smaller hole can be through or blind, although PCB mounting designs commonly use a through hole.

When Does a PCB Need a Counterbore?

A PCB needs a counterbore when hardware must sit below its surface and the board has enough material to retain a sound bearing floor. Examples include a recessed mounting screw near an enclosure wall or hardware that would otherwise interfere with a cover.

At EBest Circuit, we support counterbore-hole designs within our FR4 PCB fabrication services. Send the screw drawing and board stackup with the mechanical detail so we can review the machining side, remaining material and copper clearances before production.

Recessing a screw does not automatically make its joint stronger. Where the board is too thin, move the recess into the enclosure or mounting bracket, or use a suitable standoff. Our earlier article on counterbores in PCB design and manufacturing introduces related mounting applications.

Counterbore Symbol and Drawing Callout

The counterbore symbol is ⌴, placed before the recess diameter. A complete counterbore callout also identifies depth and the smaller hole, with units and tolerances supplied by the detail or drawing notes.

For example, an illustrative drawing could specify 4X Ø3.4 THRU; ⌴ Ø6.5, DEPTH 3.2; TOP SIDE; ALL DIMENSIONS IN mm. This describes four through holes, each with a larger top-side recess. It is a reading example, not an approved PCB design or a universal M3 standard.

  • 4X: four identical features.
  • Ø3.4 THRU: the smaller bore passes through the part.
  • ⌴ Ø6.5: the cylindrical recess is 6.5 mm in diameter.
  • DEPTH 3.2: the recess floor lies 3.2 mm below the specified top reference surface.
  • TOP SIDE: the feature is machined from the identified face.

Add dimensional tolerances, hole location and the intended plated or non-plated condition before releasing the drawing. A simple “M3 counterbore” note leaves the screw family, washer and recess geometry unresolved. If a font does not display ⌴ clearly, retain the section view and use an explicit COUNTERBORE note.

Section and top views identifying counterbore diameter D, through-hole diameter d and depth h

How Do You Choose Counterbore Diameter and Depth?

Choose the diameter to clear the maximum screw-head or washer diameter, and choose the depth to achieve the required installed head position. Check these dimensions against the purchased fastener drawing, including its tolerances.

A standard-height M3 socket-head cap screw commonly has a 5.5 mm head diameter and a 3 mm head height. These are fastener dimensions, not the finished recess dimensions. A low-head or button-head M3 screw has a different envelope, even though its thread is still M3.

  • Radial fit: the smallest permitted recess must clear the largest permitted head, allowing for positional error.
  • Axial fit: the shallowest permitted recess must accommodate the tallest head and any washer when full recessing is required.
  • Tool access: allow the driver or socket to reach the screw without hitting nearby components.
  • Corner fit: check the under-head fillet against the smaller hole edge and any specified edge break.

For an illustrative 6.5 mm recess and 5.5 mm head, nominal radial clearance is (6.5 − 5.5) ÷ 2 = 0.5 mm per side. Tolerances and offset reduce that clearance. Do not treat a nominal fit as a worst-case fit, or add a washer after approving the recess depth.

How Much PCB Thickness Must Remain Below the Recess?

The worst-case remaining thickness is the minimum finished board thickness minus the maximum recess depth. That result must still satisfy the mechanical load and electrical-isolation requirements of the actual stackup.

Remaining thickness = minimum finished thickness − maximum machined depth. There is no single remaining-thickness value that is safe for every laminate, fastener load and copper arrangement.

Illustrative input Value
Board thickness specification 3.20 ± 0.15 mm
Recess depth specification 1.00 ± 0.10 mm
Minimum finished thickness 3.05 mm
Maximum recess depth 1.10 mm
Worst-case remaining thickness 1.95 mm

These inputs demonstrate the calculation; they are not EBest Circuit capability limits or a released fastening design. The 1.95 mm result says how much material remains, not whether the joint passes its strength or insulation requirements.

A 3 mm-high screw head cannot be fully buried in a 1.6 mm board while retaining a floor. Increasing recess diameter does not solve this depth problem. Change the hardware or move the recessed feature to a thicker mechanical part.

PCB section showing total thickness, recess depth and remaining material beneath the counterbore floor

How Should Copper Be Cleared Around a Counterbore?

Clear copper from the entire machined recess envelope on every layer the cut can reach, then add the project’s manufacturing and electrical clearance allowances. A keep-out around only the smaller through hole can leave copper exposed on the recess wall or floor.

Review the stackup in section, not just the top-layer layout. Include recess position and diameter tolerances, depth variation, internal-plane registration and the conductive hardware envelope. Solder mask should not be treated as the sole insulation between a clamped screw and a conductor.

  • Check internal planes as well as visible surface traces.
  • Define whether any copper contact is intentional for chassis grounding.
  • Keep nearby vias, pads and components outside the required machining and assembly envelope.
  • For metal-core boards, assess isolation from the exposed metal base separately.

The final clearance belongs in the approved design rules and fabrication drawing. Our PCB design guidance provides the broader design context; the recessed mounting detail still needs a project-specific stackup review.

Top view showing copper clearance outside the full counterbore recess rather than only the smaller hole

Which Counterbore Tool Creates a Flat Bottom?

A purpose-made counterbore cutter or a suitable flat-bottom milling tool can form the recess. An ordinary pointed twist drill leaves a conical bottom and does not create the required flat annular bearing seat by itself.

A piloted counterbore tool uses the smaller hole to guide the cutter. CNC milling can instead locate the recess from the board’s reference system. Tool choice depends on material, diameter, depth, access and the required floor finish; metalworking speed-and-feed charts should not be copied directly to glass-reinforced PCB laminate.

For FR4, the process must address abrasive glass reinforcement, breakout and dust extraction. The fabrication drawing should specify the finished geometry and acceptance requirements, while the manufacturer selects a qualified machining method.

How Are Counterbores Made in PCBs?

PCB counterbores are made by controlled-depth machining at the specified hole locations, followed by cleaning and dimensional inspection. The fabricator determines the operation sequence relative to drilling, plating and other board processes.

  1. Review the detail: reconcile the mechanical drawing, stackup, drill data and fastener envelope.
  2. Establish the reference: identify the machining side, depth datum and location datum.
  3. Support the board: fixture the part so cutting loads do not bend or damage it.
  4. Machine the feature: control the larger recess diameter and floor depth using the approved toolpath.
  5. Clean and inspect: remove debris, check edges and measure the finished feature.

If the smaller bore must be plated, specify that requirement independently from the recess surfaces. Machining after plating can remove copper in the cut area; a drawing that merely says “plated hole” does not define the finished condition of every exposed surface.

What Should Counterbore Inspection Check?

Inspection should verify recess diameter, depth, location and floor condition, then confirm that the specified hardware seats correctly. A screw fitting into the hole does not prove that sufficient laminate or copper clearance remains.

Feature Inspection approach
Diameter and relative position Optical or dimensional measurement against drawing datums
Recess depth Depth measurement from the specified surface to the annular floor
Floor and edges Magnified inspection for burrs, raised fibers, damage and uneven seating
Fastener fit Specified screw and washer checked for interference and installed height
Hidden layer relationship Stackup review; agreed sectioning or additional verification where needed

A depth-gauge probe must contact the recess floor, not fall into the central through hole. Agree the measurement method before production when the annular seat is narrow or the top surface has features that affect the reference.

Counterbore inspection concepts showing diameter measurement, recess depth and floor condition

What Causes Counterbore Assembly Problems?

Incorrect depth, insufficient diameter, hole offset and damaged bearing surfaces are common causes of poor seating. Identify the physical interference before enlarging or deepening the recess.

  • Head stands proud: check actual head height, washer thickness and shallowest recess depth.
  • Screw enters but will not seat: check the under-head fillet, burrs and small-hole edge geometry.
  • Head rubs one side: check positional offset and minimum radial clearance.
  • Board cracks during tightening: review remaining thickness, backing support and the assembly torque specification.
  • Electrical contact appears after assembly: inspect exposed copper, metal-core contact and the hardware clearance envelope.

Do not correct a seating problem by tightening harder. Rework that changes recess depth or exposes a new layer needs engineering approval and renewed inspection.

When Is a Countersink or Spotface More Appropriate?

A countersink is appropriate for a matching conical flat-head screw; a spotface is appropriate when only a flat bearing surface is needed. Neither is a universal replacement for a counterbore in a thin PCB.

A countersink still removes material and must match the screw’s included angle. A spotface normally leaves the head above the surrounding surface, so it will not solve a requirement for full head recessing. For a wider comparison of the hole types and hardware, see our counterbore vs countersink guide.

FAQ About Counterbores

Does counterbore depth include the through hole?

No. It measures from the specified entry surface to the floor of the larger recess. Through-hole depth or the THRU designation is a separate requirement.

Is a counterbore hole threaded?

The enlarged recess normally provides clearance for hardware, not thread engagement. A smaller bore may be threaded in a mechanical component, but ordinary PCB mounting holes usually pass the screw to a nut, standoff or threaded enclosure.

Can the same counterbore fit every M3 screw?

No. M3 identifies the nominal thread diameter, not one head shape or height. Socket-head, low-head and button-head screws require different envelope checks. Washers can also change the required diameter and depth.

Is counterboring the same as backdrilling a PCB?

No. Counterboring creates a mechanical recess, usually for hardware. PCB backdrilling removes an unwanted plated via stub for electrical performance. Their purposes, depth targets and acceptance criteria are different.

Are Gerber files enough to specify a counterbore?

Not reliably on their own. Provide a dimensioned mechanical drawing with a section view, depth, machining side and tolerances, together with drill data and the stackup. Reconcile any differences between the drawing and manufacturing files before release.

Need a PCB Counterbore Reviewed Before Fabrication?

At EBest Circuit, we can review the recessed-hole detail alongside your FR4 board design and manufacturing files. Our PCB and PCB assembly services let you address fabrication geometry and final hardware access within the same project.

Send Gerber files, drill data, the board stackup, a dimensioned counterbore drawing, the screw or washer specification and quantities to sales@bestpcbs.com. Include any insulation, grounding or mechanical-load requirements so we can assess the feature before quoting.

Tags: , , , ,
Posted in best pcb, PCB Design, PCB Technology | No Comments »

How to Protect PCB from Moisture? Practical Methods for Humidity and Condensation Control

October 3rd, 2026

Knowing how to protect PCB from moisture is important even when a product never comes into direct contact with liquid water. High humidity, condensation, ionic contamination, and repeated temperature changes can lower insulation resistance, accelerate corrosion, and create intermittent electrical faults. These failures are especially relevant in outdoor electronics, vehicles, industrial controls, marine equipment, and products that move repeatedly between warm and cold environments.

Effective moisture protection starts by identifying how moisture reaches the PCB and what conditions turn that moisture into an electrical or corrosion risk. If you are evaluating how to protect PCB from moisture, the answer usually involves PCB layout, surface cleanliness, conformal coating, enclosure design, storage, and environmental validation working together rather than relying on one protective material.

How to Protect PCB from Moisture, https://www.bestpcbs.com/blog/2026/10/how-to-protect-pcb-from-moisture/

Why Does Moisture Damage a PCB?

Moisture becomes dangerous when it forms a conductive film on the PCB surface or interacts with contamination already present on the assembly. When electrical bias is also present, dissolved ionic residues can increase leakage current and support electrochemical reactions between conductors. A PCB may therefore become unstable long before there is enough water to produce a visible short circuit.

The most common moisture-related failures include:

  • Corrosion: Moisture can attack exposed copper, component leads, solder joints, connector contacts, and other metal surfaces.
  • Surface leakage: Water combined with ionic residues can create unwanted current paths between conductors.
  • Electrochemical migration: Metal ions can move across a damp PCB surface and form conductive dendrites under electrical bias.
  • Reduced insulation resistance: Humidity and contamination can lower resistance between conductors and affect circuit stability.
  • Intermittent faults: A board may work correctly when dry but behave differently as humidity rises.
  • Connector degradation: Corrosion can increase contact resistance and gradually reduce connection reliability.

The main point is simple: a PCB does not have to look wet before moisture becomes a reliability problem. Thin moisture films are particularly troublesome around fine-pitch conductors, high-impedance nodes, contaminated surfaces, and circuits that remain continuously powered.

Where Does Moisture on a PCB Come From?

Moisture usually reaches the PCB through humid air, condensation, water ingress, process-related moisture, or poor storage. Before deciding how to protect PCB from moisture, identify which of these sources actually applies to the product. Otherwise, it is easy to specify an expensive coating while leaving the real moisture path unchanged.

Common sources include:

  • High ambient humidity: Prolonged exposure allows moisture to accumulate on surfaces and enter moisture-absorbing materials.
  • Condensation: Water forms when a PCB or component surface falls below the dew point of the surrounding air.
  • Temperature cycling: Heating and cooling can move humid air through an enclosure and create repeated condensation.
  • Water ingress: Moisture can enter through cable glands, connectors, switches, vents, enclosure seams, or damaged seals.
  • Incomplete drying: Water may remain beneath low-clearance components or in areas that dry slowly after cleaning.
  • Storage exposure: Bare PCBs and assembled boards can absorb moisture or collect contamination when stored in uncontrolled environments.

A sealed enclosure is not automatically free from moisture. If humid air is trapped inside and a PCB surface becomes sufficiently cold, condensation can occur without any external leak.

How to Protect PCB from Moisture?

The most reliable answer to how to protect PCB from moisture is to control both the source of moisture and the conditions that allow it to create electrical or chemical damage. Coating is useful, but it is only one part of the protection strategy.

A practical approach combines the following controls:

  • Improve PCB layout: Reduce unnecessary exposed conductors, review creepage, and protect moisture-sensitive nodes.
  • Control contamination: Keep ionic residues from remaining on surfaces where humidity can create leakage paths.
  • Apply suitable conformal coating: Use a coating matched to humidity, condensation, temperature, chemicals, and repair requirements.
  • Improve enclosure protection: Review seals, connectors, cable entries, pressure changes, vents, and drainage.
  • Control condensation: Consider dew point, temperature cycling, thermal gradients, and trapped internal humidity.
  • Use encapsulation or potting when justified: Severe liquid exposure may require a more substantial environmental barrier.
  • Control storage conditions: Protect boards and moisture-sensitive components before assembly and final use.
  • Validate the finished product: Test the assembly under realistic humidity and temperature conditions.

In other words, protecting PCB from moisture is a system-level reliability task, not a single process performed after assembly.

How to Protect PCB from Moisture, https://www.bestpcbs.com/blog/2026/10/how-to-protect-pcb-from-moisture/

How Can PCB Design Reduce Moisture-Related Failure?

PCB layout can reduce moisture risk before coating or enclosure protection is added. This is particularly important for high-impedance circuits, high-voltage sections, exposed conductors, connectors, and areas likely to experience temperature differences.

Several design decisions deserve attention:

  • Maintain suitable creepage distance: Surface spacing becomes more critical when moisture and contamination can reduce insulation performance.
  • Limit exposed copper: Avoid unnecessary solder mask openings and exposed conductors.
  • Protect high-impedance nodes: Sensor inputs, precision analog circuits, and feedback networks can be affected by very small leakage currents.
  • Avoid moisture traps: Low-clearance components and dense areas can retain moisture and slow drying.
  • Review connector placement: Keep connectors away from likely moisture entry points where possible.
  • Consider board orientation: PCB position affects where condensation collects and whether water can drain away.
  • Reduce local cold spots: Strong thermal gradients can create surfaces where condensation appears first.
  • Define coating keep-outs early: Connectors, switches, sensors, contact pads, and some test points may require masking.

For engineers researching how to protect PCB from moisture, these layout decisions should be made before the protective coating is specified. Correcting a moisture-sensitive layout later is usually more difficult than designing around the risk from the beginning.

Why Does PCB Cleanliness Matter in Humid Environments?

PCB cleanliness matters because moisture becomes far more conductive when it dissolves ionic contamination. Flux residues, salts, fingerprints, process chemicals, and some types of dust can absorb water from humid air. The resulting surface film may reduce insulation resistance and increase the probability of corrosion or electrochemical migration.

The main contamination risks are:

  • Flux residue: Some residues can affect surface insulation performance under prolonged humidity.
  • Salt contamination: Even small amounts of salt can become highly conductive after absorbing water.
  • Fingerprints: Handling can leave oils and ionic material on exposed surfaces.
  • Process residue: Incomplete cleaning or rinsing can leave conductive contamination behind.
  • Dust: Dust can hold moisture against the PCB and introduce additional contaminants.

This is why conformal coating should only be applied over a surface that meets the required cleanliness condition. Coating a contaminated PCB may trap the contamination underneath instead of removing the cause of leakage or corrosion.

How to Protect PCB from Corrosion in Humid Environments?

For anyone asking both how to protect PCB from moisture and how to prevent corrosion, the first priority is to reduce prolonged contact between moisture, contaminants, and exposed metal. Corrosion protection works best when surface cleanliness, finishes, coating, and enclosure design support each other.

The most practical controls include:

  • Start with a clean PCB: Control flux residues and other contamination before coating or encapsulation.
  • Protect exposed metal: Use appropriate surface finishes and avoid unnecessary exposed copper.
  • Reduce repeated condensation: Repeated wet and dry cycles can accelerate corrosion in contaminated environments.
  • Select a compatible coating: Consider humidity, temperature, chemicals, flexibility, and repair requirements.
  • Inspect coating coverage: Pinholes, bubbles, missed areas, poor adhesion, and exposed edges can leave local corrosion paths.
  • Protect connectors separately: Electrical contacts often require their own environmental protection strategy.
  • Control enclosure ingress: Seals, vents, cable glands, and connectors should not create a direct moisture path to the PCB.

The strongest corrosion control is therefore a combination of cleanliness, metal protection, coating quality, and enclosure management rather than a single material choice.

Which Coating Is Best for Protecting a PCB from Moisture?

Choosing a coating is one of the most common questions when deciding how to protect PCB from moisture, but no coating chemistry is best for every application. Selection should be based on humidity, condensation, operating temperature, chemical exposure, flexibility, rework, and expected service life.

CoatingSuitable UseMain Limitation
AcrylicHumidity and light condensationLimited resistance to some chemicals
SiliconeTemperature cycling and humid environmentsMore difficult to remove and rework
PolyurethaneMoisture and chemical exposureRework can be difficult
ParyleneThin, uniform environmental protectionHigher process complexity

Acrylic coating is often suitable where humidity protection and relatively easy rework are both important. Silicone coating is commonly used where the assembly experiences wide temperature changes or repeated condensation. Polyurethane can provide stronger resistance in some chemical environments, while parylene provides thin, uniform coverage around complex component geometry.

For repeated liquid exposure, prolonged immersion, or aggressive environments, potting or encapsulation may be more appropriate than conformal coating alone. The decision should follow the real exposure conditions rather than assuming that a thicker barrier is always better.

How to Protect a Circuit Board from Humidity and Condensation?

Humidity and condensation are related, but they create different risks. High relative humidity can gradually increase surface conductivity, while condensation produces an actual moisture film when the PCB falls below the local dew point. A complete answer to how to protect PCB from moisture therefore has to address both conditions.

Useful controls include:

  • Control internal humidity: Limit humid air entering or remaining trapped inside the enclosure.
  • Reduce rapid temperature changes: Fast cooling can push PCB surfaces below the dew point.
  • Review enclosure ventilation: A sealed enclosure can still trap humid air.
  • Consider pressure equalization: Suitable vents may reduce pressure cycling while maintaining environmental protection.
  • Keep sensitive circuits away from cold surfaces: Enclosure walls and thermal interfaces may create condensation zones.
  • Use conformal coating where appropriate: Coating reduces direct contact between condensed moisture and conductive surfaces.
  • Use desiccant selectively: Desiccant has limited capacity and should not replace good enclosure design.
  • Provide drainage where required: Products exposed to unavoidable condensation should not trap water around the PCB.

For example, an outdoor controller may remain completely dry during warm daytime operation but develop condensation after a rapid nighttime temperature drop. In that situation, an enclosure rating alone does not address trapped humidity, thermal gradients, connector sealing, coating coverage, and condensation behavior.

How Should You Store PCBs to Prevent Moisture Damage?

Storage is another part of how to protect PCB from moisture, especially when bare boards, assembled PCBAs, or moisture-sensitive components remain in inventory for extended periods. Poor storage can introduce moisture and contamination before the product is ever powered.

Appropriate controls include:

  • Use moisture barrier packaging: Sealed packaging reduces exposure during transport and long-term storage.
  • Add desiccant where required: Desiccant helps keep humidity lower inside a properly sealed package.
  • Use humidity indicator cards: These provide a visible indication of humidity exposure inside the package.
  • Control opened material: Do not leave boards and moisture-sensitive components exposed unnecessarily.
  • Avoid contaminated storage areas: Dust, salts, chemicals, and process vapors can create later reliability problems.
  • Follow component moisture requirements: Some packages have defined floor-life and handling requirements.
  • Bake only when technically justified: Excessive heating can create material or solderability concerns.

Storage controls do not replace protection during operation, but they prevent avoidable moisture exposure before assembly, testing, or field use.

How Do You Test PCB Moisture Protection?

Testing confirms whether the chosen approach to how to protect PCB from moisture actually works under realistic conditions. Visual inspection alone cannot show whether humidity, condensation, or contamination will create electrical leakage after weeks or months of operation.

Common verification methods include:

  • Humidity testing: Evaluates performance during sustained high relative humidity.
  • Temperature-humidity cycling: Repeated environmental changes help reveal condensation and moisture ingress problems.
  • Surface insulation resistance testing: Measures whether contamination and moisture are creating unwanted conductive paths.
  • Electrochemical migration testing: Evaluates susceptibility to dendrite formation under moisture and electrical bias.
  • Condensation testing: Exposes the assembly to conditions where water forms directly on the surface.
  • Coating inspection: Checks coverage, masking, cure condition, bubbles, missed areas, and edges.
  • Electrical testing: Confirms whether exposure causes intermittent or permanent circuit faults.
  • Corrosion inspection: Looks for deterioration on conductors, connectors, leads, and solder joints.

IPC-TM-650 includes test methods related to moisture, insulation resistance, surface cleanliness, electrochemical migration, and conformal coating performance. The test method should match the expected failure mechanism and actual operating environment, rather than relying on one generic humidity test for every PCB.

Which PCB Moisture Protection Method Fits Different Environments?

The final decision on how to protect PCB from moisture should be based on the actual environment. An indoor controller, an automotive module, an outdoor sensor, and marine electronics may all require different combinations of design control, coating, enclosure protection, and environmental testing.

EnvironmentMain RiskTypical Protection
Dry indoorOccasional humidityClean PCB and suitable enclosure
Humid indoorLong-term humidityCleanliness control and conformal coating
Condensation-proneThermal cyclingCoating and condensation control
OutdoorHumidity and water ingressCoating and sealed enclosure
AutomotiveHumidity and temperature cyclingCoating and environmental validation
MarineSalt and corrosionCorrosion protection and sealed enclosure
WashdownRepeated liquid exposureSealed enclosure and board-level barrier
Harsh industrialMoisture and chemicalsCompatible coating or encapsulation

Before selecting the protection method, define operating humidity, temperature range, condensation frequency, water exposure, chemical contamination, service life, thermal requirements, and repairability. These conditions determine whether a clean PCB and enclosure are enough or whether conformal coating, encapsulation, potting, or several protection layers should be combined.

The best solution is the one that controls the actual moisture risk without adding unnecessary cost, weight, thermal resistance, or repair difficulty.

Why Choose EBest Circuit for Moisture-Resistant PCB and PCBA Projects?

When a product will operate in humidity, condensation, or other moisture-prone conditions, PCB fabrication and assembly requirements should be reviewed together. EBest Circuit supports PCB fabrication and PCBA from prototypes through volume production, allowing environmental requirements to be considered before they become production or field-reliability problems.

Project support can include:

  • PCB fabrication and PCBA: Keep board manufacturing and assembly within one supply chain.
  • DFM review: Review layout, assembly, coating, and environmental requirements before production.
  • Cleanliness control: Reduce residues that can contribute to humidity-related leakage and corrosion.
  • Conformal coating requirements: Support defined coating areas, masking zones, and inspection criteria.
  • Prototype-to-production support: Evaluate moisture protection during early builds before volume production.
  • Quality systems: Support projects under ISO 9001, ISO 13485, IATF 16949, and AS9100D where applicable.
  • Long-term traceability: Manufacturing and project records can support traceability requirements for long-life products.

If your project requires guidance on how to protect PCB from moisture, provide your Gerber files, BOM, operating temperature, humidity range, condensation risk, coating requirements, environmental test requirements, and expected quantity. Contact sales@bestpcbs.com for technical review and quotation.

How to Protect PCB from Moisture, https://www.bestpcbs.com/blog/2026/10/how-to-protect-pcb-from-moisture/

FAQs About Protecting PCB from Moisture

Q1: Does solder mask protect a PCB from moisture?

A1: Solder mask protects much of the copper surface and reduces direct environmental exposure, but it is not a complete moisture barrier. Pads, vias, PCB edges, connector areas, component leads, and intentional mask openings can remain exposed. Products used in persistent humidity or condensation may still require cleanliness control, conformal coating, enclosure protection, or another board-level barrier.

Q2: Can FR-4 absorb moisture?

A2: Yes. FR-4 can absorb a limited amount of moisture depending on resin chemistry, laminate construction, exposure time, and environmental conditions. Moisture absorption is different from visible surface condensation, but both can matter in applications involving high voltage, high humidity, long storage periods, or electrical characteristics that are sensitive to material changes.

Q3: Can moisture cause a PCB short circuit?

A3: Yes. Moisture combined with ionic contamination can reduce surface insulation resistance and create leakage paths. Under electrical bias, electrochemical migration may form conductive dendrites between nearby conductors, eventually producing a low-resistance path or short circuit. Fine-pitch layouts and contaminated surfaces are more vulnerable when exposed to sustained humidity.

Q4: Can humidity damage electronics without visible water?

A4: Yes. A PCB can appear dry while a very thin moisture layer is present on its surface. When that layer interacts with ionic residues, leakage current, corrosion, and insulation resistance loss can occur without visible droplets. High-impedance circuits and continuously powered assemblies are particularly sensitive to this type of humidity-related failure.

Q5: Can a PCB corrode when it is powered off?

A5: Yes. Moisture, oxygen, salts, and reactive contamination can cause chemical corrosion even without electrical power. Electrical bias accelerates some mechanisms, particularly electrochemical migration, but ordinary corrosion does not require the PCB to be powered. Storage conditions and cleanliness therefore matter for spare boards and unpowered assemblies as well.

Q6: Does silicone protect a circuit board from moisture?

A6: Silicone conformal coating can provide effective protection against humidity, condensation, and repeated temperature cycling. Its flexibility is useful where the assembly experiences thermal expansion and contraction. However, cleanliness, coating coverage, cure quality, thickness, and material compatibility still determine the result, and silicone is not automatically the best coating for every chemical or rework environment.

Q7: Can condensation form inside a sealed enclosure?

A7: Yes. Humid air can become trapped inside during assembly or enter during temperature and pressure changes. If an internal surface later falls below the dew point, condensation can form even when the enclosure has no visible leak. Enclosure volume, thermal gradients, vents, seals, and humidity at the time of sealing all influence this risk.

Q8: Is an IP67 enclosure enough to protect a PCB from moisture?

A8: Not always. IP67 addresses enclosure protection under defined dust and water ingress conditions, but it does not automatically eliminate trapped humidity or internal condensation. Temperature cycling, connector interfaces, cable entries, and moisture introduced during assembly can still affect the PCB, so some products also require board-level protection.

Q9: How does moisture affect high-voltage PCBs?

A9: Moisture and contamination can reduce insulation performance along the PCB surface and increase leakage between high-voltage conductors. Creepage distance, cleanliness, pollution conditions, laminate selection, and environmental protection become especially important. Conformal coating may improve environmental resistance, but it should not replace the spacing and insulation requirements applicable to the design.

Q10: Can you waterproof a PCB without conformal coating?

A10: Yes, depending on the required exposure. Sealed enclosures, gaskets, protected connectors, potting, and encapsulation can protect electronics without conventional conformal coating. However, humidity, condensation, splash, washdown, and immersion are different conditions, so the protection method should be selected against a defined environment rather than the general term “waterproof.”

Q11: Should a wet PCB simply be dried and reused?

A11: Not necessarily. Drying removes water but does not remove salts, chemicals, or conductive residues left behind after the liquid evaporates. A PCB exposed to contaminated water should be cleaned and inspected before reuse, followed by electrical testing where appropriate to identify leakage, corrosion, damaged connectors, or affected components.

Q12: Can desiccant protect electronics from moisture during operation?

A12: Desiccant can reduce humidity inside a suitably sealed enclosure, but its moisture capacity is limited and it eventually becomes saturated. It is most effective as part of a defined enclosure and maintenance strategy, not as a permanent substitute for sealing, cleanliness, condensation control, or conformal coating in continuously humid environments.

Understanding how to protect PCB from moisture starts with defining the actual exposure rather than choosing a coating first. Humidity, condensation, contamination, temperature cycling, water ingress, and chemical exposure should be evaluated separately, then controlled through PCB design, cleanliness, environmental barriers, storage, and appropriate testing.

For reliable OEM manufacturing, ODM production, prototype development, volume production, or custom moisture-resistant PCB and PCBA solutions, contact the EBest Circuit at sales@bestpcbs.com for technical support and quotation.

Tags: , ,
Posted in best pcb, bestpcb, Blog | Comments Closed

How an Orthogonal Backplane PCB Shortens Signal Paths

October 3rd, 2026

An orthogonal backplane PCB connects cards arranged at right angles, allowing high-speed signals to cross between them without long routes across a conventional backplane. This layout is used in networking and other modular electronic systems where board-to-board distance contributes to signal loss. Some designs retain a central PCB; direct orthogonal designs remove it from the high-speed connection.

EBest Circuit supports multilayer PCB fabrication, controlled-impedance construction, component sourcing and PCBA for customer designs. For an orthogonal backplane project, we can review the proposed board construction and assembly scope against your fabrication and connector requirements. Discuss your project with our team at sales@bestpcbs.com.

orthogonal backplane PCB

What Is an Orthogonal Backplane PCB?

An orthogonal backplane PCB is part of an interconnect structure in which one group of plug-in cards sits perpendicular to another. In a typical arrangement, vertical cards enter from the front of a chassis and horizontal cards enter from the rear. Their connectors meet at the crossing points.

In a network switch, the two card groups may perform different jobs:

  • Line cards handle external network connections.
  • Switch fabric cards carry traffic between line cards inside the system.

Placing these cards across one another allows each line card to connect to several switch fabric cards near their intersections. A conventional backplane instead carries signals along PCB traces between card connectors distributed across the board.

The word “orthogonal” describes the relative orientation of the cards. It does not specify a layer count, laminate or data rate. It also does not tell you whether the assembly contains a midplane PCB, which is the central board between the two card groups.

How Do Orthogonal Midplane and Direct Orthogonal Connections Differ?

An orthogonal midplane retains a PCB between the cards. A direct orthogonal connection mates the perpendicular cards without that intermediate PCB in the high-speed path.

Feature Orthogonal midplane Direct orthogonal
Central PCB Remains between the card groups Removed from the direct signal connection
Signal crossing Passes through the midplane interconnect Passes through the mating card connectors
Connector mounting Opposing connectors attach to the midplane Connectors attach to the intersecting cards
Mechanical reference Midplane helps establish connector positions Chassis guides and card supports establish alignment

In one orthogonal midplane arrangement, connectors on opposite faces share signal and ground vias. The connection passes through the board instead of following a long lateral trace. Other power, management or inter-slot connections may still be routed within the midplane.

Direct orthogonal construction removes the intermediate board transition as well. However, it also removes the central mounting reference. Card guides, connector guidance features and the permitted movement between mating parts become more important because two separate cards must meet correctly inside the chassis.

“Backplane-free” therefore refers to the direct connection architecture. The system still contains PCBs and may use separate boards or cables for power and other functions.

orthogonal backplane PCB

How Does Orthogonal Backplane PCB Design Reduce Signal Loss?

Orthogonal backplane PCB design can reduce signal loss by shortening the distance a signal travels through PCB traces. A pass-through midplane replaces a long cross-board route with a short through-board connection. Direct orthogonal mating removes the intermediate PCB segment entirely.

The electrical benefit comes from the changed path:

  • Less trace length: the signal encounters less conductor and dielectric loss along the removed route.
  • A shorter central connection: a local pass-through avoids routing the same signal between distant backplane connectors.
  • Fewer intermediate board transitions in a direct design: the channel no longer includes the removed midplane’s connector-to-PCB transitions.

Shorter does not mean lossless. The remaining connector contacts, PCB launches and vias still influence impedance, reflections and crosstalk. A launch is the transition between the connector and the board’s transmission line; poor geometry there can consume part of the benefit gained from a shorter route.

The relevant comparison is the complete channel from transmitter to receiver. Reducing its length can improve the loss budget, but the right-angle card arrangement alone cannot establish a maximum data rate or a fixed percentage improvement.

How Does an Orthogonal Card Layout Change Airflow?

An orthogonal card layout changes where boards and connectors obstruct air inside the chassis. It can open a more direct cooling path, particularly when a large central backplane is removed, but rotating the cards by 90 degrees does not automatically improve cooling.

With a midplane, air moving between the front and rear compartments must pass through available openings or around the board. Connector fields and routed areas limit where those openings can be placed.

With direct orthogonal mating, the central PCB no longer forms the same barrier. Space between connector groups may allow air to move through the card intersection more freely.

The remaining hardware still matters. Horizontal cards, heatsinks and support rails can block or redirect airflow even without a midplane. A useful cooling layout must carry air past the hot components on both card groups, rather than simply provide an open space in the middle of the enclosure.

What Materials and Layer Counts Do Orthogonal Backplane PCBs Use?

Orthogonal backplane PCBs do not have a standard material or layer count. The construction depends on whether the board carries long routed channels, short pass-through connections, or a mixture of signal and power functions.

Board function Main influence on construction
Routed high-speed channels Dielectric loss, copper loss and controlled-impedance geometry
Short midplane pass-throughs Connector footprint, plated-hole geometry and reference connections
Power and management routing Current distribution, routing space and plane allocation

For long high-speed routes, low-loss laminates can preserve more of the channel’s signal budget. A short pass-through structure may reduce that material burden, but its suitability still depends on the operating frequency and the complete connection. Neither standard FR-4 nor a premium low-loss laminate is the automatic answer for every orthogonal system.

Layer count follows the routing that remains. Signals need space to escape dense connector fields, while ground references and power distribution occupy additional layers. Removing lateral signal routes can reduce routing demand, although connector density and other board functions may still require a substantial multilayer stackup.

There is no universal 78-layer requirement. A layer count quoted for one high-density platform describes that particular design, not the definition of an orthogonal backplane PCB. Adding layers without a routing or electrical purpose also increases board thickness and manufacturing complexity.

How Does Orthogonal Backplane PCB Thickness Affect Vias and Connectors?

Orthogonal backplane PCB thickness affects both the distance signals travel through plated holes and the way connector pins engage those holes. A thicker board may provide useful stiffness, but its electrical and connector geometry must work together.

A through-board connection uses the via barrel.

When opposing connectors share a via through a midplane, the conductive barrel forms part of the intended signal path. That active section cannot be treated as unwanted copper simply because it passes through a thick board.

An unused via section is a different problem.

If a signal leaves a through-hole via on an inner layer, the barrel continuing beyond that connection can form a stub. At high frequencies, this unused branch can cause reflections and resonances. Backdrilling can remove the unwanted section where the design permits it, while retaining the required electrical connection and connector engagement.

Connector pins require a compatible board construction.

Press-fit contacts have defined compliant sections that engage plated holes. Board thickness, finished-hole size and the connector’s specified mounting geometry determine whether that engagement is correct. In a two-sided midplane, the opposing contacts and their insertion depths must also fit the intended shared-hole arrangement.

Board thickness is therefore tied to the selected interconnect. Increasing it for stiffness, or removing barrel copper for signal integrity, can change the same structure that holds and connects the pins.

How Are Connectors Mounted in Orthogonal Backplane PCB Assembly?

Connectors in orthogonal backplane PCB assembly may use press-fit or soldered termination, depending on the connector family. “Orthogonal” describes how the cards meet; it does not define how a connector attaches to its PCB.

Press-fit mounting

A compliant pin compresses as it enters a specified plated hole. The resulting contact provides electrical connection and mechanical retention without a solder joint at that interface.

For a dense connector array, the board is supported close to the insertion area and a suitable tool applies force through the connector’s intended pressing surfaces. This helps prevent board bending, bent pins and damage to the plated holes. Correct seating across the connector matters because an unevenly installed housing can misalign the mating interface.

Soldered mounting

Solder-terminated connectors require the assembly process specified for their mounting style. Surface-mount contacts use an appropriate reflow process; through-hole contacts use a suitable through-hole soldering process. Connector materials, board thermal mass and access to the joints influence the assembly method.

Card mating after assembly

Installing a connector on a PCB and plugging two cards together are separate operations. A connector can be securely attached to its board yet still meet the opposite card at the wrong position or angle. Chassis guides and connector alignment features help the mating contacts engage as intended without forcing the cards sideways.

Post-assembly inspection can identify seating and pin problems, while electrical testing can detect connection faults. Neither result alone demonstrates that the complete link meets its high-speed performance target.

orthogonal backplane PCB

FAQs About Orthogonal Backplane PCB

1. Is an orthogonal backplane PCB the same as orthogonal PCB routing?

No. An orthogonal backplane connects perpendicular cards. Orthogonal routing usually refers to traces running in different directions on adjacent PCB layers. The terms describe different levels of the design.

2. Are orthogonal backplanes used only in AI servers?

No. Orthogonal interconnects are also used in network switches, routers and other modular systems. Their relevance comes from the card arrangement and board-to-board connection distance, rather than an AI-specific function.

3. Is an orthogonal backplane always passive?

No. A midplane may provide passive interconnections, while another implementation may include power or management circuitry. Orthogonal card orientation does not determine whether active components are present.

4. Can a standard right-angle board-to-board connector replace an orthogonal connector?

Not automatically. A connector that turns a connection through 90 degrees may have a different mating geometry, pin assignment, electrical performance or alignment allowance. The angle alone does not make the connectors interchangeable.

5. Does passing a continuity test confirm high-speed signal performance?

No. Continuity testing checks electrical connections for faults such as opens and shorts. High-speed channel performance also depends on loss, impedance discontinuities and crosstalk, which require suitable analysis or measurements beyond a continuity test.

Planning an orthogonal backplane PCB or its mating card assemblies? Send your proposed stackup and connector details to sales@bestpcbs.com. EBest Circuit can discuss PCB fabrication and assembly options for your design, including impedance-controlled construction and the scope of production inspection and testing.

Tags: , ,
Posted in best pcb, bestpcb, PCB Technology | No Comments »

EMIB Technology: Structure, Process, Benefits & CoWoS

October 2nd, 2026

EMIB, or Embedded Multi-die Interconnect Bridge, is a 2.5D packaging technology that connects neighboring dies through small silicon bridges embedded inside the package substrate. Instead of placing an entire multi-die assembly on a large silicon interposer, EMIB concentrates fine-pitch routing only where high-bandwidth connections are required.

This localized architecture is well suited to chiplet processors, AI accelerators, HPC devices, FPGAs, and logic-plus-HBM packages. It combines the routing density of silicon at critical die interfaces with the larger routing area, power distribution, and mechanical support provided by an organic package substrate.

Conceptual EMIB package showing local silicon bridge, logic dies, substrate and BGA connections

Key Takeaways

  • EMIB stands for Embedded Multi-die Interconnect Bridge, a 2.5D packaging technology that places small silicon bridges inside the package substrate for high-density die-to-die connections.
  • Unlike a large silicon interposer, EMIB uses silicon only at selected interfaces where fine-pitch routing is required.
  • The silicon bridge connects adjacent logic dies, chiplets, or HBM through short, dense interconnects while the surrounding package substrate handles broader routing and power distribution.
  • EMIB manufacturing combines silicon bridge fabrication with cavity formation, bridge embedding, substrate build-up, fine routing, die attach, and package testing.
  • EMIB, EMIB-M, and EMIB-T share the localized bridge concept but add different electrical capabilities, including integrated capacitors or TSV-enabled vertical connections.
  • EMIB and CoWoS-L both use localized silicon interconnect structures, although their surrounding routing media and overall package architectures differ.

What Is EMIB?

EMIB is a localized silicon-bridge packaging architecture that provides high-density electrical connections between adjacent dies. A small piece of silicon with fine metal routing is embedded in the package substrate beneath the edges of two neighboring dies.

Fine-pitch bumps connect both dies to this silicon bridge. Signals can then cross the die boundary through short, dense routing without requiring a large silicon interposer underneath the complete package.

A typical EMIB package can include:

  • logic dies or compute chiplets;
  • HBM stacks;
  • one or more embedded silicon bridges;
  • fine-pitch die-to-bridge connections;
  • an organic package substrate;
  • copper power and signal routing;
  • BGA connections to the system PCB.

The bridge is used where routing density is highest. Lower-density signals, power, ground, and package-level connections can remain in the surrounding substrate, allowing different parts of the package to use interconnect structures suited to their actual electrical requirements.

What Is an EMIB Substrate?

An EMIB substrate is a package substrate containing one or more embedded silicon bridges beneath selected die interfaces. It still performs the normal functions of an advanced IC package substrate, but adds localized regions capable of much finer routing.

The main structures include:

Structure Main Function
Organic package substrate Broad signal routing, power distribution, and mechanical support
Embedded silicon bridge High-density die-to-die routing
Build-up layers Connect the bridge to surrounding substrate routing
Fine-pitch bumps Connect dies to the bridge
Copper vias and planes Carry power, ground, and package-level signals
BGA solder balls Connect the package to the system PCB

The key feature is localization. Only the interfaces that need very high routing density use silicon, while the rest of the package can rely on organic build-up technology.

This is useful in heterogeneous packages because routing requirements are rarely uniform. A compute die may need thousands of closely spaced connections to HBM, while other interfaces can operate with much wider routing pitches.

How Does EMIB Work?

EMIB works by routing high-speed signals through an embedded silicon bridge positioned directly below the edges of neighboring dies. Fine-pitch bumps connect each die to the bridge, and the bridge’s metal layers carry signals across the gap.

The signal path can be simplified as:

  • Die A → Fine-Pitch Bumps → Silicon Bridge
  • Silicon Bridge → Fine-Pitch Bumps → Die B

This architecture is suitable for several high-bandwidth connections, including:

  • logic-to-logic;
  • compute-to-I/O;
  • logic-to-HBM;
  • accelerator-to-memory;
  • chiplet-to-chiplet interfaces.

The surrounding organic substrate does not need to match the bridge’s routing density. It can handle broader signal paths, power distribution, and connections toward the BGA, which keeps the high-density silicon region focused on the die boundaries where it provides the greatest value.

Signal routing between adjacent dies through a local silicon bridge

Why Does EMIB Use a Local Silicon Bridge?

EMIB uses a local silicon bridge because high-density routing is usually required only at specific die interfaces rather than across the entire package. A localized bridge places silicon exactly where the fine-pitch interconnect is needed.

This architecture provides several practical benefits:

  • silicon area is concentrated at critical interfaces;
  • neighboring dies communicate through short electrical paths;
  • organic routing remains available across most of the package;
  • bridge placement can follow the actual chiplet floorplan;
  • several bridges can be distributed across a large package;
  • package size can grow without requiring one equally large silicon interposer.

For example, a package containing multiple compute chiplets and HBM stacks may need very dense routing only between each logic die and its neighboring memory. Local bridges allow those interfaces to use silicon-level routing while the rest of the substrate remains optimized for package-scale connections.

What Is the EMIB Process Flow?

The EMIB process flow combines silicon bridge fabrication, substrate cavity preparation, bridge embedding, build-up routing, and final multi-die assembly. Exact production details depend on the package generation, but the general manufacturing sequence follows the same structure.

  1. Silicon bridge fabrication Fine metal routing is fabricated on the silicon bridge using semiconductor-compatible processing.
  2. Substrate cavity formation A recessed region is prepared at the location where the bridge will be embedded.
  3. Bridge placement The silicon bridge is accurately positioned inside the package substrate.
  4. Dielectric build-up Organic dielectric layers are formed around and above the embedded bridge.
  5. Copper routing formation Copper traces and vias connect the bridge region with the broader substrate routing.
  6. Fine-pitch interface preparation Pads and bump structures are prepared above the bridge for die attachment.
  7. Die attach Logic dies, chiplets, HBM, or other components are mounted on the substrate.
  8. Package assembly and test Underfill, mechanical reinforcement, electrical inspection, and reliability testing complete the package.

Bridge alignment is especially important because the embedded structure has to register with both the substrate routing below and the fine-pitch die connections above. Smaller interconnect pitches reduce the available margin for dimensional variation.

Four conceptual EMIB integration stages from cavity preparation to assembly and testing

What Are the Main Advantages of EMIB?

The main advantage of EMIB is that it provides silicon-level routing density without requiring a package-wide silicon interposer. This makes the architecture attractive when only selected interfaces need extremely dense connections.

Key advantages include:

  • High interconnect density: fine silicon routing supports wide die-to-die interfaces.
  • Short signal paths: adjacent dies communicate through compact local bridges.
  • Localized silicon usage: silicon is used mainly where its routing capability is required.
  • Heterogeneous integration: logic, memory, I/O, and accelerator dies can share one package.
  • Flexible floorplanning: bridge locations can follow chiplet placement.
  • Package scalability: multiple bridge regions can be distributed across a larger package.
  • Process-node flexibility: individual dies can use fabrication nodes suited to their functions.

This is particularly useful for chiplet architectures. Compute logic can use an advanced node, while I/O, analog, or supporting functions can use other processes without giving up high-bandwidth die-to-die communication.

What Are the Main EMIB Design and Manufacturing Challenges?

EMIB manufacturing must integrate fine-feature silicon structures into a much larger organic substrate while maintaining alignment, planarity, electrical performance, and long-term reliability.

The main challenges include:

  • Bridge placement accuracy: the silicon bridge must align precisely with fine-pitch die interfaces.
  • Substrate warpage: silicon, copper, dielectric, and molding materials expand differently during thermal cycling.
  • Coplanarity: uneven surfaces can affect die attach and fine-pitch joint quality.
  • Microbump reliability: small joints experience thermal and mechanical stress during assembly and operation.
  • Signal integrity: impedance, crosstalk, return paths, and interconnect discontinuities require careful control.
  • Thermal-mechanical stress: large logic dies and HBM stacks can create strong temperature gradients.
  • Yield management: a late-stage defect may affect several expensive known-good dies in the same package.

These issues become more difficult as package size increases. Larger substrates have tighter requirements for dimensional stability because even small material movement can affect bridge registration and fine-pitch assembly across the package.

EMIB vs Silicon Interposer: What Is the Difference?

EMIB uses small localized silicon bridges, while a conventional silicon-interposer package uses a much larger continuous silicon routing layer beneath multiple dies. Both provide fine-pitch interconnection, but they distribute the high-density silicon very differently.

Feature EMIB Silicon Interposer
Silicon routing area Local bridge regions Large continuous area
Position Embedded in package substrate Beneath multiple dies
Fine routing coverage Selected die interfaces Broad interposer area
Package-level routing Mainly organic substrate Interposer + substrate
Conventional bridge TSVs Not required Common in silicon interposers
Scaling approach Add localized bridges Increase interposer area

A full silicon interposer is useful when dense routing is required across a broad die complex. EMIB is more localized, making it suitable when the highest routing density is concentrated along specific die boundaries.

The appropriate architecture depends on the package floorplan, number of dies, HBM placement, routing density, power distribution, thermal behavior, assembly requirements, and manufacturing economics.

Comparison of a local EMIB bridge and a continuous silicon interposer

EMIB vs CoWoS-L: How Do the Architectures Differ?

EMIB embeds localized silicon bridges directly inside the package substrate, while CoWoS-L uses local silicon interconnect structures within a broader RDL-based interposer architecture. Both use localized silicon for dense connections, but the surrounding routing structures are different.

Feature EMIB CoWoS-L
Local silicon structure Embedded silicon bridge Local Silicon Interconnect
Surrounding routing medium Package substrate RDL interposer
Fine-pitch routing Localized Localized
HBM integration Supported Supported
Package scaling Multiple bridge regions Larger RDL interposer with local silicon
Broader routing Organic build-up layers RDL structure

In an EMIB package, the organic substrate performs much of the broader routing around each silicon bridge. In CoWoS-L, the localized silicon structures are part of a larger redistribution-layer interposer system.

A practical comparison should consider more than the presence of a bridge. Engineers also need to evaluate:

  • die and HBM placement;
  • routing density;
  • package dimensions;
  • power distribution;
  • warpage;
  • thermal behavior;
  • assembly flow;
  • yield;
  • overall package cost.

These architectural differences become increasingly important as AI and HPC packages integrate more compute silicon and memory within the same package footprint.

EMIB substrate bridge compared with the distinct RDL and local silicon interconnect architecture of CoWoS-L

EMIB, EMIB-M and EMIB-T: What Is the Difference?

EMIB, EMIB-M, and EMIB-T share the same localized silicon-bridge concept, but the newer variants add specific electrical functions. Standard EMIB focuses mainly on lateral routing, while EMIB-M and EMIB-T expand the role of the bridge.

Technology Main Addition Primary Function
EMIB Local silicon bridge Fine-pitch lateral die-to-die routing
EMIB-M Integrated MIM capacitance Local decoupling and power support
EMIB-T TSVs through the bridge Vertical electrical and power paths

EMIB-M integrates metal-insulator-metal capacitance close to the dies, which can support local power delivery and decoupling. EMIB-T adds through-silicon vias, allowing selected electrical paths to move vertically through the bridge.

The distinction is especially relevant for newer AI and HBM packages. As current demand increases, the bridge can evolve from a primarily signal-routing structure into a more active part of the package power-delivery architecture.

Comparison of conventional EMIB routing, EMIB-M capacitors and EMIB-T bridge TSVs

How Does EMIB Connect Chiplets, HBM and UCIe?

EMIB provides the physical high-density connection between neighboring chiplets or between logic and HBM. The silicon bridge carries the electrical signals, while standards such as UCIe define how compatible chiplets communicate at the interface level.

Typical EMIB connections include:

  • compute die to compute die;
  • compute die to I/O die;
  • compute die to HBM;
  • accelerator to accelerator;
  • UCIe-compatible chiplet links.

HBM is a strong use case because its wide interface benefits from short routing distances and high connection density. Chiplet interfaces have similar requirements when several dies need to exchange large volumes of data within the same package.

UCIe and EMIB therefore address different layers of the connection. UCIe defines the die-to-die interface framework, while EMIB can provide the physical package interconnect that carries those signals between adjacent dies.

Where Is EMIB Used in AI and HPC Packaging?

EMIB is used in advanced packages where multiple high-performance dies, memory stacks, or specialized chiplets require dense local interconnections. These applications increasingly depend on package-level bandwidth as much as on transistor performance.

Common application areas include:

  • AI training accelerators;
  • AI inference processors;
  • HPC processors;
  • data-center CPUs;
  • FPGAs;
  • multi-die GPUs and XPUs;
  • chiplet-based compute platforms;
  • logic-plus-HBM packages.

Heterogeneous integration also allows each die to use a manufacturing process suited to its function. Compute cores can use an advanced node, while I/O, analog, or supporting logic can remain on nodes better suited to cost, voltage, or interface requirements.

This approach helps designers scale system performance without increasing every function inside one extremely large monolithic die.

Can EMIB Use a Glass-Core Substrate?

EMIB can potentially be integrated with glass-core substrate platforms as advanced packages move toward larger dimensions and tighter registration requirements. Conventional EMIB, however, should still be understood as an embedded silicon-bridge architecture rather than a technology defined by glass substrates.

Glass-core substrates are being explored because they can offer useful properties for very large advanced packages:

  • improved dimensional stability;
  • lower warpage potential;
  • support for larger package formats;
  • finer routing capability;
  • stable electrical characteristics;
  • support for dense vertical and lateral interconnects.

Glass also introduces manufacturing challenges, including via formation, metallization, substrate handling, bonding, and integration with organic build-up layers. These processes must meet the same reliability and production requirements expected from established package-substrate platforms.

For future EMIB scaling, improved substrate stability could become increasingly valuable as packages integrate more silicon bridges, chiplets, and HBM stacks while maintaining tight alignment across a larger area.

EMIB FAQs

1. What does EMIB stand for?

EMIB stands for Embedded Multi-die Interconnect Bridge. It uses small silicon bridges embedded inside a package substrate to create fine-pitch connections between neighboring dies.

2. Is EMIB a 2.5D packaging technology?

Yes. EMIB is generally classified as a 2.5D heterogeneous integration technology because multiple dies are placed side by side and connected through localized high-density silicon interconnects.

3. Does EMIB use TSVs?

Conventional EMIB bridges do not require TSVs for their primary lateral die-to-die connection. EMIB-T is the variant that adds TSVs through the bridge for vertical electrical and power paths.

4. What is an EMIB substrate?

An EMIB substrate is a package substrate containing embedded silicon bridges beneath selected die interfaces. The bridges handle fine-pitch routing, while the surrounding substrate carries broader signals, power, and ground.

5. What is the difference between EMIB and CoWoS?

EMIB places localized silicon bridges directly inside the package substrate. CoWoS is an interposer-based packaging family, while CoWoS-L combines localized silicon interconnects with a broader RDL interposer structure.

6. What is the difference between EMIB and EMIB-T?

Standard EMIB mainly provides lateral die-to-die routing through an embedded silicon bridge. EMIB-T adds TSVs through that bridge, creating vertical electrical paths that can support more demanding power-delivery requirements.

Tags: , , , ,
Posted in best pcb, PCB Design, PCB Technology | No Comments »

PCIe Routing Guidelines for PCB Design: Impedance, Length Matching, Vias, and Stackup

October 2nd, 2026

PCIe routing guidelines help you control differential impedance, P/N matching, trace spacing, via transitions, return paths, and PCB stackup so the link can maintain reliable signal integrity at the target data rate. These routing decisions become more sensitive as PCIe speed increases, especially when the channel includes long traces, connectors, multiple layer changes, or thick PCBs.

This guide focuses on the PCIe routing guidelines you can apply directly during PCB layout, including differential impedance, pair routing, spacing, length matching, vias, AC coupling, low-loss materials, backdrilling, and the checks to complete before releasing the PCB for fabrication.

PCIe Routing Guidelines, https://www.bestpcbs.com/blog/2026/10/pcie-routing-guidelines/

What Are the Basic PCIe Routing Guidelines?

Before routing the first lane, confirm the PCIe generation, transmitter and receiver, channel topology, impedance target, and final PCB stackup. These decisions determine most of the routing constraints that follow.

Use these PCIe routing guidelines as the starting point:

  • Define the stackup before setting trace width and P/N gap. Both depend on dielectric thickness, finished copper, and reference-plane distance.
  • Use the impedance specified for the actual PCIe interface. Do not assume that every controller, FPGA, SoC, or connector uses the same value.
  • Route P and N together. Keep both conductors on the same layer with similar bends, neck-downs, pads, and via transitions.
  • Match P to N before matching separate lanes. Intra-pair skew and lane-to-lane skew are different constraints.
  • Keep a continuous reference plane beneath the route. Avoid plane splits, slots, and large voids.
  • Separate neighboring lanes enough to control crosstalk. P/N gap and pair-to-pair spacing solve different problems.
  • Minimize layer changes. Every transition introduces vias and can leave an unused via stub.
  • Keep P/N via structures symmetrical. Both conductors should see similar drills, pads, antipads, and layer spans.
  • Route AC coupling capacitors symmetrically. Keep both paths short and balanced through the component footprints.
  • Use low-loss material or backdrilling only when the route justifies it. Neither should be added automatically because the interface is PCIe Gen 4 or Gen 5.

These rules cover the layout decisions that have the greatest direct impact on PCIe routing.

What Differential Impedance Should PCIe Traces Use?

Use the differential impedance specified by the controller, FPGA, SoC, connector, or platform you are designing around. An 85 Ω differential target is common in many PCIe implementations, while some chip-to-chip links may use 100 Ω. The correct value is the one defined for the actual interface.

Once the target is known, set the geometry from the real PCB construction:

  1. Choose the routing layer and reference plane.
  2. Use the actual dielectric thickness and finished copper thickness.
  3. Solve trace width and P/N gap together.
  4. Check whether that geometry can pass through the BGA escape and connector area.
  5. Recalculate the pair if the stackup changes.

One of the most important PCIe routing guidelines is to derive the width and gap from the final stackup rather than copy a geometry from another board. A 4 mil trace with a 6 mil gap can produce a different impedance when dielectric thickness, copper thickness, or reference-plane distance changes.

The P/N gap should also not be adjusted independently just to make routing easier. Trace width, pair gap, copper thickness, dielectric thickness, and reference-plane distance form one transmission-line structure.

If the nominal geometry cannot pass through a dense BGA breakout, use a short, symmetrical neck-down. Keep both conductors similar and return to the normal controlled-impedance geometry as soon as the breakout allows.

PCIe Routing Guidelines, https://www.bestpcbs.com/blog/2026/10/pcie-routing-guidelines/

Which PCIe Routing Guidelines Apply to Differential Pair Routing?

Route each PCIe P/N pair as one electrical structure and keep its geometry as consistent as practical from transmitter to receiver. The long straight portion of a route is usually straightforward; BGA breakouts, capacitor pads, connectors, bends, and vias are where asymmetry is more likely to appear.

For the main route:

  • Keep P and N on the same layer.
  • Maintain the calculated trace width and pair gap.
  • Use similar bends on both conductors.
  • Keep pad entry and exit geometry balanced.
  • Keep BGA neck-down sections short.
  • Avoid branches, unused trace extensions, and conventional test-point stubs.
  • Do not separate P and N for long distances.
  • Avoid routing one conductor around an obstacle while the other remains straight.
  • Minimize unnecessary layer changes.

The objective is not visual symmetry for its own sake. P and N should experience nearly the same electrical environment. A short, balanced deviation is usually better than forcing one conductor into a very different path.

Do not make the P/N gap smaller simply because tighter coupling appears safer. The correct gap comes from the impedance solution. An unnecessarily tight pair can make BGA escape more difficult and increase sensitivity to fabrication variation.

How Much Spacing Should PCIe Traces Have?

The P/N gap inside one differential pair and the spacing between separate PCIe pairs are not the same rule.

The P/N gap is part of the differential-impedance geometry. Once the stackup and impedance target are fixed, keep that gap stable through the main route unless a short constrained region requires a controlled change.

The spacing between different PCIe pairs is mainly used to limit crosstalk. Increase clearance when:

  • Two lanes run parallel for a long distance.
  • A PCIe lane runs beside a reference clock.
  • DDR, USB, Ethernet, or another high-speed interface is nearby.
  • Switching power circuitry is close to the route.
  • Several high-speed pairs share a narrow routing corridor.

For spacing, PCIe routing guidelines should distinguish between the geometry that sets impedance and the clearance used to reduce coupling. Parallel length matters as much as physical separation: two pairs close together for a few millimeters do not present the same risk as two pairs running side by side across most of the PCB.

If routing space is limited, reduce the distance over which two lanes run in parallel before squeezing the clearance along the entire route. Moving one pair earlier, changing routing direction, or shortening the shared corridor can be more useful than applying a tighter global spacing rule.

Rules such as 3W or 5W can be useful as starting heuristics, but they should not be treated as universal PCIe limits. The final spacing should reflect the actual stackup, reference-plane distance, parallel length, and nearby aggressors.

How Much Length Matching Does PCIe Need?

Match P to N within each lane first. Do not automatically tune every PCIe lane to exactly the same physical length.

Three different constraints are often confused:

  • Intra-pair skew: the difference between P and N inside one differential pair.
  • Inter-lane skew: the delay difference between separate PCIe lanes.
  • Channel reach: the complete electrical path from transmitter to receiver.

Practical PCIe routing guidelines prioritize intra-pair P/N matching before unnecessary lane-to-lane tuning. Excessive P/N mismatch reduces differential symmetry, so use the skew limit specified by the selected controller or platform rather than copying a generic value from another design.

PCIe receivers can deskew multiple lanes, which means an x4, x8, or x16 link does not automatically require every pair to have identical copper length. If the platform specifies a lane-to-lane limit, handle it separately from P/N matching.

When tuning is required:

  • Correct the mismatch close to where it occurs when practical.
  • Use only as much serpentine routing as necessary.
  • Keep neighboring meander segments far enough apart to limit self-coupling.
  • Avoid dense accordion-style tuning.
  • Do not create a crosstalk problem just to correct a small length difference.

TX and RX also do not need to have the same physical length simply because they belong to the same PCIe interface. Each direction should satisfy its own routing constraints.

What PCIe Routing Guidelines Apply to Vias and Layer Changes?

Use as few layer changes as practical and treat each transition as a combined signal-and-return structure. A PCIe via is not automatically a problem; the concern is whether the transition keeps P/N geometry balanced, preserves the return path, and leaves an acceptable via stub.

When changing layers, check:

  • P/N via symmetry: both signal vias should use similar drills, pads, and layer spans.
  • Trace entry and exit: keep the approach to both vias balanced.
  • Antipad geometry: avoid noticeably different plane openings around P and N.
  • Ground stitching: provide a short return path between ground reference planes.
  • Unused barrel: identify how much plated via remains above or below the signal exit.

A common problem occurs when a signal enters a through via from the top layer and exits on an upper inner layer of a thick PCB. Most of the barrel below the signal layer remains unused, so the resulting stub can be much longer than it would be if the signal exited near the bottom of the board.

Before specifying backdrilling, check whether you can reduce the stub by changing the routing layer, shortening the via span, or using a blind or buried via. If those options are not practical and the remaining barrel affects the channel, backdrilling becomes a reasonable option.

The reference path must remain continuous as well. Do not cross a plane split simply because P and N cross it together. When moving between two ground-referenced layers, place ground stitching vias close to the signal transition so the return current does not have to take a long detour.

Where Should PCIe AC Coupling Capacitors Be Placed?

Place PCIe AC coupling capacitors according to the selected device or platform guidance, then route through the footprints as part of the differential pair. The capacitor area should not become a large geometry change in an otherwise controlled channel.

Keep the layout simple:

  • Use the required capacitance and package.
  • Use matching components on P and N.
  • Align both capacitor footprints.
  • Keep entry and exit routing symmetrical.
  • Keep fan-in and fan-out short.
  • Avoid long neck-down sections.
  • Avoid unused pad extensions or test branches.
  • Check whether another board or module already includes the required AC coupling.

The preferred transition is:

controlled pair → short capacitor transition → controlled pair

If one conductor travels through a different pad approach or noticeably longer route than the other, the capacitor region can introduce unnecessary asymmetry.

Also confirm the TX direction before placement. PCIe TX and RX are separate unidirectional channels, so the AC coupling capacitor groups for each direction may be physically located near different devices.

PCIe Routing Guidelines, https://www.bestpcbs.com/blog/2026/10/pcie-routing-guidelines/

When Do PCIe Routes Need Low-Loss Material or Backdrilling?

Use low-loss material when distributed channel loss is the problem; use backdrilling when a via stub is the problem. These two decisions should be made from the actual route rather than the PCIe generation alone.

ConditionWhat to Check
Long PCB routeTotal insertion loss
Multiple connectorsCombined connector and channel loss
High-loss laminateWhether dielectric loss consumes too much margin
Rough copperConductor-loss contribution
Thick PCB with short via spanRemaining via stub
Long unused via barrelWhether backdrilling is warranted
Short onboard routeStandard or improved FR-4 may be sufficient
Limited Gen 5 marginReview both material loss and via transitions

Low-loss material becomes more useful when the route is long, several connectors are present, or dielectric and conductor losses consume too much margin. A short onboard route with few transitions may not justify an expensive low-loss laminate simply because it runs PCIe Gen 4 or Gen 5.

Backdrilling addresses a different issue. If a through via leaves a long unused barrel, that stub can create a significant discontinuity. The risk is greater on thicker PCBs where the signal exits close to one side of the board.

The distinction is straightforward:

Low-loss laminate reduces loss along the route. Backdrilling reduces the discontinuity caused by unused via barrel.

One does not replace the other.

Which PCIe Routing Guidelines Should You Check Before PCB Release?

Before generating final fabrication data, use these PCIe routing guidelines as a final check of the actual routed channel rather than relying only on the CAD rule report.

Confirm the following:

  • Is the differential impedance based on the final PCB stackup?
  • Do P and N stay on the same layer through the main route?
  • Are BGA neck-downs short and symmetrical?
  • Does P/N skew meet the applicable requirement?
  • Have lane-to-lane limits been checked separately where required?
  • Are long parallel PCIe lanes sufficiently separated?
  • Are clocks and other strong aggressors kept away from the route?
  • Does every route section have a continuous reference plane?
  • Do layer transitions include an appropriate return path?
  • Are P/N signal vias symmetrical?
  • Have long unused via stubs been identified?
  • Are AC coupling capacitors routed symmetrically?
  • Does the selected PCB material provide enough loss margin?
  • Are required backdrill locations clearly defined?
  • Has the stackup remained unchanged since the impedance geometry was calculated?

If several of these items are difficult to confirm, review the routing before release. The final layout should keep impedance, P/N symmetry, spacing, length matching, vias, and return paths consistent across the same PCIe channel, rather than simply passing separate CAD checks.

FAQs About PCIe Routing Guidelines

Q1: Can PCIe P and N be swapped?
A1: Many PCIe implementations support polarity inversion within a differential pair. Confirm that the selected controller and endpoint support it before using P/N swapping to simplify routing.

Q2: Can PCIe lanes be reordered during BGA breakout?
A2: Only when the selected devices support lane reversal or lane mapping. Lane reordering is different from swapping P and N within one differential pair.

Q3: Can PCIe traces use 90-degree bends?
A3: Avoid abrupt geometry changes where practical. Smooth or 45-degree routing is usually easier to keep symmetrical, but maintaining consistent P/N geometry matters more than the visual bend angle alone.

Q4: Can PCIe traces run on an outer PCB layer?
A4: Yes, as long as the outer-layer geometry is designed for the required impedance. Include solder mask and the actual reference-plane distance in the impedance calculation.

Q5: Does solder mask affect PCIe impedance?
A5: Yes, particularly for microstrip routing. Solder mask changes the dielectric environment around the trace and should be included in the impedance model.

Q6: Can test points be added to PCIe traces?
A6: Avoid conventional branched test points because they create stubs. If measurement access is required, use a probing structure suitable for the required bandwidth.

Q7: Can PCIe traces pass through a dense BGA breakout?
A7: Yes. Use a short, symmetrical neck-down where necessary and return to the normal controlled-impedance geometry after leaving the escape region.

Q8: Can PCIe and USB share the same routing layer?
A8: Yes, if the interfaces have enough separation and do not run parallel for unnecessarily long distances. Each interface should still follow its own impedance and routing constraints.

Q9: Does fiber weave affect PCIe routing?
A9: It can become relevant on longer, higher-speed routes because P and N may travel through different glass and resin distributions. If skew margin is tight, review the laminate construction and routing direction.

Q10: Should ground copper be poured next to PCIe pairs?
A10: Only when it is intentionally included in the impedance geometry. Nearby copper with inconsistent clearance can change both impedance and coupling along the route.

Applying these PCIe routing guidelines consistently helps keep impedance, P/N symmetry, spacing, vias, and reference paths under control before the board reaches fabrication. Before release, verify that the final stackup, controlled-impedance geometry, P/N matching, reference planes, via structure, and material still match the assumptions used during layout.

If you want to review the manufacturability of a completed PCIe PCB before production, send your Gerber or ODB++ files, proposed stackup, impedance requirements, quantity, and delivery target to sales@bestpcbs.com.

Tags: , ,
Posted in best pcb, bestpcb, PCB Design | No Comments »

Single Sided PCB Assembly for Cost-Efficient Production

October 2nd, 2026

Single sided PCB assembly can reduce production complexity when every component fits on one assembly side and the soldering process remains straightforward. The real advantage is not simply having fewer populated surfaces. It is avoiding unnecessary second-side placement, extra board handling, and additional process steps while still meeting the product’s electrical, mechanical, thermal, and inspection requirements.

EBest Circuit manufactures bare PCBs and assembles customer-designed boards with SMT, through-hole, or mixed component populations. By reviewing the approved PCB data, BOM, component packages, polarity information, and test requirements together, we help customers move from prototype quantities to repeat production with fewer avoidable process changes. For a quotation or DFM review, contact sales@bestpcbs.com.

single sided PCB assembly
A single-sided PCBA keeps all component bodies accessible on one populated surface.

What Is Single Sided PCB Assembly?

Single sided PCB assembly means that all mounted components are placed on one side of the finished circuit board. This describes the component population, not necessarily the number of copper layers inside the PCB. A board can have one copper layer and components on one side, but a multilayer PCB can also use single-sided assembly when all packages are mounted on the same surface.

That distinction matters because “single sided” can refer to three different features:

  • A single sided PCB has one conductive copper layer.
  • Single sided assembly places all components on one side of the board.
  • Single-pass soldering describes a production route, but it does not automatically define the board’s copper-layer count or component layout.

Traditional single-layer boards often combine through-hole parts inserted from the component side with leads soldered on the copper side. An SMT design usually places both pads and components on the copper-patterned surface. Mixed technology can combine SMT and through-hole parts on one populated side, although the solder joints may be formed through different processes.

The practical benefit appears when the circuit is simple enough to remain accessible on one side. Fewer placement surfaces can simplify tooling, handling, visual inspection, repair, and process control. Once jumpers, awkward package orientations, thermal crowding, or excessive board area are needed to preserve that restriction, the single-sided format may no longer be the lower-cost solution.

How Are SMT and Through-Hole Components Placed on a Single Sided PCB?

SMT and through-hole components can share a single sided PCB, but their mounting and soldering paths are different. Surface-mount packages sit directly on pads. Through-hole parts pass through drilled holes, and their leads are soldered on the opposite surface. The placement plan must therefore consider component access, lead direction, solder contact, and the order of each operation.

For SMT-only assembly: solder paste is printed onto the pads, components are placed on the same surface, and the board passes through reflow. This is efficient for compact resistors, capacitors, ICs, and other packages that are suitable for automated placement.

For through-hole assembly: parts are inserted from the component side and soldered from the reverse side by wave soldering, selective soldering, or a controlled manual process. Connectors, transformers, relays, and mechanically loaded parts often use this method when their package or retention requirements make through-hole mounting appropriate.

For mixed assembly: SMT parts are usually placed and reflowed first. Through-hole parts are then inserted and soldered using a process compatible with the component bodies, spacing, and exposed SMT features. Pallets or selective soldering may be required when previously mounted parts must be protected from the solder wave.

Keeping all components on one side can make markings easier to read and service access more direct. However, the layout still needs adequate spacing around connectors, tall parts, polarized packages, test points, and soldering areas. A one-sided population only creates value if those features can be assembled without excessive manual correction or special handling.

How Does Single Sided PCB Assembly Move Through Production?

Single sided PCB assembly moves through production by matching the released board data and BOM to a controlled SMT, through-hole, or mixed-assembly route. A typical build follows this sequence:

single sided PCB assembly
A controlled process route can combine SMT and through-hole components on one assembly side.
  1. Data and BOM review: Gerber or ODB++ data, drill files, drawings, centroid data, BOM details, component orientations, and revision identifiers are checked for agreement.
  2. Bare-board fabrication and inspection: the PCB is built to the approved stackup, copper, solder-mask, surface-finish, outline, and hole requirements before assembly begins.
  3. Material preparation: component identity, package, value, quantity, moisture sensitivity, polarity, and approved substitutions are controlled against the released BOM.
  4. SMT processing where required: solder paste is printed, paste deposition is checked, components are placed, and the board is reflowed under an established thermal profile.
  5. Through-hole processing where required: leads are inserted, formed when permitted, and soldered by the selected wave, selective, or manual method.
  6. Cleaning, inspection, and testing: residues are managed according to the process specification, solder joints and component placement are inspected, and the agreed electrical tests are completed.

This route may be shorter than a two-sided assembly because the board does not require a second stencil print and placement cycle. It may also avoid the support, adhesive, or reflow considerations created by components on the underside. The actual saving depends on the component mix: a board dominated by manual through-hole work can still require substantial labor even though every part is on one side.

Stable repeat production depends on preserving the approved footprint geometry, solder volumes, component orientations, and process sequence. When a prototype uses hand-soldered substitutions or temporary jumpers, those exceptions should be resolved before the same board is treated as a production-ready single-sided assembly.

What Determines Single Sided PCB Assembly Cost?

Single sided PCB assembly cost is determined by the complete production route, not by component-side count alone. A one-sided population often costs less when it removes a second placement cycle, reduces fixtures and handling, and supports efficient panel processing. Those savings can disappear when the layout demands intensive manual insertion, unusual masking, selective soldering, rework, or a larger PCB.

The strongest cost drivers are:

  • Component count and package mix: automated SMT placement is usually more scalable than repeated manual insertion, lead forming, or hand soldering.
  • Board size and panel utilization: spreading a circuit over a larger one-sided board can reduce the number of units per panel and increase bare-board material cost.
  • Assembly sequence: mixed SMT and through-hole builds require more operations than SMT-only boards, even when all components occupy one side.
  • Tooling and soldering access: wave pallets, selective-solder fixtures, masking, or restricted nozzle access add setup and process time.
  • Inspection and test coverage: AOI, X-ray where applicable, in-circuit testing, functional testing, programming, and custom fixtures affect non-recurring and per-unit cost.
  • Volume and change frequency: prototypes absorb setup over few units, while stable repeat orders can distribute programming, stencil, tooling, and process-preparation costs more efficiently.

The lowest quoted board price is therefore not always the lowest finished PCBA cost. If a single-sided constraint increases board area, jumper count, hand work, or defect opportunities, a compact double-sided layout may produce a better total cost. Cost comparison should use the same quantity, test scope, sourcing responsibility, quality requirements, and delivery assumptions so that the two assembly options are evaluated on equal terms.

How Does Single Sided PCB Assembly Compare With Double Sided PCB Assembly?

Single sided PCB assembly usually offers a simpler production path, while double sided PCB assembly provides more placement area and routing freedom. The better option depends on whether the second populated surface removes more cost and risk than it adds.

Production factor Single sided assembly Double sided assembly
Component placement All components occupy one surface Components are placed on both surfaces
Typical process flow One SMT placement side, with optional THT operations Two placement sequences may be required
Board area May need more area for the same component count Can reduce footprint by using both surfaces
Handling and tooling Usually simpler Requires control of the first-side components during second-side processing
Inspection and repair Components are accessible from one side Access and traceability must cover both sides
Best fit Lower-density, cost-sensitive, serviceable products Compact, dense, interface-rich, or space-constrained products

A double-sided build does not automatically mean twice the assembly cost. Small passive components on the underside may allow a much smaller PCB, a shorter signal path, or a cleaner connector arrangement. Conversely, placing heavy or heat-sensitive parts on the second side can complicate reflow support and inspection.

The useful comparison is therefore process-specific. If all parts fit comfortably on one side with reliable solder access and acceptable board dimensions, single-sided assembly can keep production direct. If one-sided placement creates crowding, long routes, thermal concentration, too many jumpers, or difficult soldering, using both sides can make the finished PCBA easier to manufacture consistently.

Where Does Single Sided PCB Assembly Work Best—and Where Does It Fall Short?

Single sided PCB assembly works best in products with modest component density, uncomplicated interconnections, sufficient board area, and no strong need to minimize enclosure size. Common examples include simple power controls, indicator boards, appliance controls, relay boards, LED products, basic sensor interfaces, and low-complexity industrial electronics. The format is also useful when visible component identification and straightforward repair access matter.

Its limitations appear as the circuit becomes denser or more demanding. A one-sided component population can become restrictive when the product needs fine-pitch processors, large memory groups, many connectors, controlled-impedance interfaces, short high-current paths, extensive shielding, or concentrated thermal management. Forcing those functions onto one surface can enlarge the board or produce congested routing and uneven heat distribution.

Mechanical conditions matter as well. Tall components may conflict with the enclosure even if enough board area exists. Connectors may need fixed edge locations, displays or switches may have user-interface constraints, and heavy parts may require additional support. These factors can make a seemingly simple one-sided layout difficult to assemble or install.

The format is most successful when it follows the product’s real requirements rather than serving as an absolute design rule. Keeping one assembly side is worthwhile when it simplifies production without creating penalties elsewhere. When density, thermal performance, signal behavior, or enclosure limits become dominant, a double-sided or multilayer solution may deliver a more reliable and economical result.

How Are Single Sided PCB Assemblies Inspected and Tested?

Inspection and testing should verify both the general assembly quality and the features that are critical to the product’s function. Because components are concentrated on one side, visual access may be easier, but one-sided placement does not eliminate defects such as wrong parts, polarity errors, insufficient solder, bridging, lifted leads, contamination, or damaged through-hole barrels.

single sided PCB assembly
Optical inspection and electrical probing verify different aspects of the finished assembly.

The inspection route can include:

  • Incoming and bare-board checks for dimensions, finish, solder mask, markings, holes, and electrical continuity.
  • Solder-paste inspection for SMT builds where paste volume and alignment influence joint formation.
  • Automated optical inspection for component presence, orientation, polarity, placement, and visible solder conditions.
  • Visual inspection for through-hole fill, lead protrusion, solder bridges, flux residues, mechanical damage, and workmanship details not fully covered by AOI.
  • X-ray inspection when hidden joints or package geometry justify it; X-ray is not required merely because the assembly is single sided.
  • Electrical testing such as continuity, shorts testing, in-circuit testing, programming, or functional testing according to the agreed product requirements.

Inspection must match the technology on the board. A through-hole connector needs different acceptance evidence from a small SMT resistor, while a programmed controller requires more than a visual solder-joint check. Clear test limits, fixtures, firmware versions, and pass/fail conditions allow the finished units to be evaluated consistently across production lots.

FAQs About Single Sided PCB Assembly

Is a single sided PCB the same as single sided PCB assembly?

No. A single sided PCB has one conductive copper layer, while single sided PCB assembly means all mounted components occupy one side. A multilayer board can still use a one-sided component population.

Can SMT and through-hole parts be assembled on the same side?

Yes. SMT and through-hole parts can share one component side, but they normally require different placement and soldering operations. Their spacing and process order must allow each operation to be completed without damaging previously mounted parts.

Is single sided PCB assembly always cheaper?

No. It is often economical when it eliminates second-side processing without increasing board area or manual work. A double-sided assembly may cost less overall if it reduces PCB size, jumpers, routing difficulty, special tooling, or rework.

Can a multilayer PCB use single-sided component assembly?

Yes. Copper-layer count and component-side count are separate choices. A multilayer PCB may keep every component on one surface to simplify assembly or meet mechanical requirements.

What files are needed to quote a single sided PCB assembly?

A usable quotation package normally includes PCB fabrication data, a fabrication drawing or stackup requirements, the BOM, centroid or pick-and-place data for SMT parts, assembly drawings, polarity and revision information, and the required inspection, programming, and test scope.

Single sided PCB assembly is most valuable when one populated surface simplifies production without forcing extra board area, jumpers, or manual operations. EBest Circuit can review customer-released PCB and assembly data, manufacture the bare boards, source approved components, complete SMT and through-hole assembly, and perform agreed inspection and testing. To discuss a prototype or repeat-production build, contact sales@bestpcbs.com.

Tags: , ,
Posted in best pcb, bestpcb, PCB Assembly / PCBA | Comments Closed

EMIB-T Substrate Explained: Structure, TSV Power Delivery and Manufacturing Challenges

October 1st, 2026

An EMIB-T substrate is a package substrate containing embedded silicon bridges with through-silicon vias (TSVs). The bridges provide dense connections between adjacent chips; their TSVs add a vertical power-delivery route through the silicon. This architecture supports high-bandwidth memory (HBM) and multi-chip computing packages without requiring a full-area silicon interposer. It is a semiconductor packaging structure, not a conventional system PCB. Its manufacturing challenge is integrating small silicon bridges into a much larger substrate while maintaining alignment, electrical continuity and mechanical reliability.

Conceptual EMIB-T package with logic die, HBM, embedded silicon bridge and bridge TSVs

Key Takeaways

  • An EMIB-T substrate uses localized silicon bridges embedded inside the package substrate rather than placing the entire multi-die system over one large silicon interposer.
  • The defining development from conventional EMIB to EMIB-T is the addition of through-silicon vias (TSVs) in the bridge, enabling vertical connections and more direct power delivery.
  • EMIB-T combines fine-pitch lateral die-to-die routing with vertical electrical paths, which is increasingly important for high-power AI accelerators and HBM-based packages.
  • Intel has positioned EMIB-T for large AI and HPC packages involving HBM4/HBM4e, UCIe chiplet links, and packages extending well beyond a single reticle.
  • EMIB-T and CoWoS-L both use localized silicon for high-density connections, but their package architectures, interposer structures, routing approaches, and assembly flows differ.
  • As package dimensions and power rise, warpage, thermal behavior, power integrity, bridge alignment, TSV reliability, and known-good-die management become increasingly important.

What Is an EMIB-T Substrate?

An EMIB-T substrate integrates TSV-equipped silicon bridges into a semiconductor package substrate. EMIB means Embedded Multi-die Interconnect Bridge; EMIB-T is the TSV-enabled evolution of that technology.

Intel EMIB packaging concentrates fine interconnects where neighboring chip edges need them. The surrounding substrate carries broader package routing and mechanical support. This avoids treating every connection as though it needs the same fine-pitch silicon routing.

At EBest Circuit, our work is downstream of this packaging stage. We support system-level boards and PCB assembly, not fabrication of the embedded bridges or EMIB-T substrates.

How Does EMIB-T Work?

EMIB-T combines short chip-to-chip signal paths with a power route that passes vertically through the bridge. The two functions share an integration region but are not interchangeable electrical nets.

  • Data: one die connects through fine-pitch joints to bridge wiring, which reaches the neighboring die.
  • Power: package conductors connect through bridge TSVs toward the die power connections.
  • System interface: the rest of the package routing connects the assembled device to its external terminals.

The functional diagram separates these paths. It does not represent a production cross-section or a specific pin assignment.

Functional diagram separating logic-to-HBM data communication from power delivery through bridge TSVs

What Is Inside an EMIB-T Package Substrate?

The substrate combines organic dielectric and copper routing with embedded silicon bridges and their vertical connections. The logic dies and HBM sit above this structure; external package connections sit below it.

Element Function
Organic substrate structure Mechanical support and package-level routing
ABF build-up dielectric and copper Insulation between conductive routing layers in ABF-based implementations
Embedded silicon bridge Localized high-density interconnect between chip edges
Bridge TSVs Electrical connections through the silicon thickness
Fine-pitch bumps Connections between die pads and bridge-side routing
Bonding and dielectric materials Attachment, insulation and mechanical integration
External BGA connections, where specified Connection from the completed package to the system PCB

Ajinomoto Build-up Film provides electrical insulation for high-performance package substrates. It should not be confused with the glass-reinforced core that a particular substrate may also contain. Our ABF substrate materials and supply guide explains the wider material and sourcing context. An actual stackup still requires the package supplier’s approved material set.

EMIB vs EMIB-T: Key Differences

The defining difference is that EMIB-T adds through-silicon connections to the embedded bridge. Conventional EMIB already provides lateral die-to-die interconnects; it does not need bridge TSVs to perform that role.

Feature Conventional EMIB EMIB-T
Local silicon bridge Yes Yes
Bridge TSVs Not part of the basic architecture Added to enable vertical connections
Bridge-region power access Supplied through surrounding package routing Additional direct path through the bridge
Integration requirements Bridge placement and fine-pitch die connections Those requirements plus TSV and backside connection integration
Conceptual comparison of a local EMIB signal bridge and an EMIB-T bridge with TSVs

Why Does EMIB-T Add TSVs to the Silicon Bridge?

TSVs provide a more direct power route through a region that would otherwise require routing around the bridge. Intel identifies vertical power delivery with low DC and AC noise as a driver for EMIB-T, particularly for HBM.

Intel’s AI and HPC platform brief also describes bridge-integrated MIM capacitors and reduced-impedance vertical power delivery. TSVs provide a conductive path; capacitors provide local charge storage. Neither removes the need to analyze the complete power-distribution network.

Resistance contributes to DC voltage drop, while inductance affects transient voltage when current changes. Short bridge signal routes still require suitable bump geometry, reference paths and decoupling. Electrical benefit therefore depends on the complete package design, not TSV presence alone.

What Is the EMIB-T Process Flow?

The EMIB-T process flow combines TSV-equipped bridge preparation, embedding, substrate build-up and multi-die assembly. The stages below summarize integration tasks, rather than a fixed Intel manufacturing recipe.

  1. Prepare the silicon bridge: form fine routing and TSV connections, then prepare the bridge for integration. TSV formation, thinning and backside processing follow the selected bridge process.
  2. Prepare substrate cavities: create the local spaces and underlying connection structures required by the package layout.
  3. Place and bond the bridges: control lateral registration, seating height and attachment quality.
  4. Build dielectric and copper layers: integrate the bridge with surrounding substrate routing and connection pads.
  5. Assemble logic dies and HBM: connect the die interfaces to the bridge and package substrate using the specified assembly flow.
  6. Reinforce and test: complete applicable underfill or bonding operations, electrical checks and reliability qualification.

Intel’s EMIB product brief describes cavity embedding, attachment and dielectric/metal build-up. EMIB-T adds vertical bridge integration; exact TSV processing order and acceptance limits depend on the qualified implementation.

Six representative EMIB-T integration stages from bridge fabrication to testing

Why Is EMIB-T Substrate Manufacturing Difficult?

Manufacturing must align a small, rigid silicon insert with multilayer substrate wiring and die contacts through repeated processing steps. The EMIB process flow already requires this registration; EMIB-T adds the bridge’s vertical connections. Placement accuracy at one temperature does not prove alignment after bonding or subsequent thermal cycles.

  • Lateral registration: bridge pads must align with the next interconnect level.
  • Height control: bridge and substrate surfaces must support consistent connections rather than uneven contact.
  • Thermomechanical compatibility: different expansion behavior can produce local stress and displacement.
  • Bonding integrity: attachment materials must bond without defects that undermine the structure.
  • TSV reliability: evaluate copper continuity and interface stress through the specified thermal-cycling and electrical tests.
  • Thermal design: co-design the die layout, thermal interface material and cooling hardware to manage local heat concentration.
  • Known-good dies: screen expensive die inputs and use staged electrical checks to limit the cost of late assembly failures.

What Causes EMIB-T Yield Challenges?

Misregistration, nonuniform height and bonding defects can make otherwise usable bridge and substrate components fail after integration. More interfaces also create more opportunities for a defect to interrupt an electrical path.

A September 23, 2026 TrendForce News report, citing supply-chain sources, put EMIB substrate yield at approximately 45%. Its reported targets were 50% in Q4 2026 and 60% in Q1 2027. These are reported substrate-stage figures and future targets, not Intel-published production data or a verified yield for every EMIB-T package.

The September 2026 supply-chain report specifically discussed thermal-expansion mismatch, bridge positioning and bubbles in non-conductive film beneath bridge TSV connections. Those are reported production challenges, not a published defect breakdown across all suppliers.

A useful yield discussion must identify the tested population. Bridge-wafer yield, integrated-substrate yield and final electrical package yield have different denominators. A quoted percentage without its process stage, product complexity and test criteria cannot reliably predict delivered device availability.

Illustrative bridge integration defects showing misalignment, warpage and bonding voids

EMIB vs CoWoS: What are Differences?

EMIB embeds local silicon bridges in the package substrate; TSMC describes CoWoS as a family of interposer-based technologies. CoWoS-S uses a continuous silicon interposer, whereas CoWoS-L combines an RDL interposer with local silicon interconnects.

Architecture High-density interconnect structure
EMIB-T Local TSV-equipped silicon bridges embedded in the package substrate
CoWoS-S Silicon interposer spanning the integrated die arrangement
CoWoS-L RDL-based interposer incorporating local silicon interconnects

Local bridges reduce the silicon area devoted to interconnection, but add integration demands at each bridge location. A larger silicon interposer supports routing across a wider area; its manufacturing approach is different. Neither description proves that one complete package is always cheaper or has better yield.

For a closer structural comparison, our CoWoS-L explanation distinguishes local silicon interconnects from the surrounding RDL. CoWoS-L is not an all-silicon interposer, and it is not simply another name for EMIB-T.

How Does EMIB-T Support HBM4, HBM4e and UCIe?

EMIB-T supports dense memory and chiplet interfaces by combining short lateral silicon routes with vertical power access through the bridge. AI accelerators and HPC processors need both: more data connections alone do not solve the power demands of the connected dies.

  • HBM4/HBM4e: wide logic-to-memory interfaces need dense routing close to the compute die. Bridge TSVs add power paths through that crowded region.
  • UCIe: short chiplet links need controlled interconnect geometry and return paths, alongside the power network.
  • Large packages: placement and routing must be evaluated together with thermal and mechanical behavior.

In its ECTC 2026 technology update, Intel reported these development results:

  • 25 μm first-level interconnect bump pitch.
  • 120 × 120 mm package dimensions.
  • More than nine reticle areas of compute and memory silicon in one package.
  • Signal and power co-optimization supporting 12 Gb/s HBM4e and 64 Gb/s UCIe transmission.

These are technology-development results, not universal specifications for every production package. Separately, Synopsys’ EMIB-T design-flow discussion describes large-design demands including footprints of 120 × 180 mm. That design context should not be combined with Intel’s demonstration dimensions into a single qualified manufacturing range.

Where Is EMIB-T Used in AI and HPC Packaging?

EMIB-T is designed mainly for large AI and HPC packages that integrate multiple compute dies, HBM stacks, and high-speed chiplet interfaces.

Typical applications include:

  • AI training accelerators;
  • AI inference processors;
  • HPC accelerators;
  • multi-die GPU or XPU packages;
  • chiplet-based CPUs;
  • UCIe-based heterogeneous processors;
  • multi-HBM compute modules;
  • data-center processors.

The package has to move large volumes of data between dies, feed high current to compute silicon, connect several HBM stacks, and control thermal and mechanical stress at the same time.

EMIB-T is particularly relevant where localized high-density silicon routing is needed but using one continuous silicon interposer across the whole package is not the preferred architecture.

Is an EMIB-T Substrate the Same as a PCB?

No. The EMIB-T substrate is part of the semiconductor package; the system PCB connects that completed package to the rest of the electronic system.

A TSV passes through silicon. A package-substrate microvia passes through a dielectric layer. A PCB via connects copper layers in a board. They differ in materials, dimensions and manufacturing processes, even though all provide electrical connections between levels.

For a BGA-mounted device, the board land pattern comes from the external ball map and package drawing—not from the pitch of the bridge’s internal microbumps. Using an internal packaging dimension as a PCB footprint dimension would address the wrong interface.

Exploded conceptual view separating the chip package, external BGA connections and larger system PCB

FAQ About EMIB-T Substrates

Is EMIB-T the same as EMIB-M?

No. Intel’s technology brief uses EMIB-M for bridge-integrated metal-insulator-metal capacitors and EMIB-T for the TSV-enabled solution. Later descriptions of EMIB-T also discuss MIM capacitors. TSVs and capacitors perform different functions, so the names should not be treated as interchangeable material grades.

Does EMIB-T require a glass-core substrate?

No. Public Intel descriptions include organic-substrate implementations. EMIB-T identifies the embedded-bridge technology, not a universal core material. A proposed glass-core implementation would require its own approved stackup and reliability evidence; it should not be assumed from the EMIB-T name.

Is EMIB-T the same as Foveros?

No. EMIB-T provides local bridge connections between neighboring dies, while Foveros technologies support other integration arrangements, including vertical die stacking. Intel describes combining the technologies in EMIB 3.5D. A combined package does not make their interconnect structures identical.

Can an existing package move to EMIB-T without redesign?

Not automatically. Die interfaces, bump assignments, power paths and mechanical constraints need to match the chosen packaging flow. Synopsys’ reference-flow announcement includes early bump and TSV planning and multiphysics analysis, illustrating why a technology migration is an engineering project rather than a material substitution.

Can PCB-level X-ray inspection certify the internal silicon bridge?

No. Inspecting board-level solder joints does not qualify buried package interconnects. Package acceptance requires the package supplier’s electrical and reliability evidence. PCB assembly inspection evaluates the board-level work and cannot replace semiconductor-package qualification.

What Does EMIB-T Mean for PCB and PCBA Projects?

For downstream manufacturing, the practical requirement is a released package specification and a board design matched to it. The packaging architecture alone does not set PCB layer count, laminate grade or assembly temperature.

  • Footprint and routing: confirm the package drawing, ball map and approved land pattern before PCB design review.
  • Power and thermal requirements: use device-level current and cooling specifications to review the board power network and mechanical clearances.
  • Assembly plan: check the supplied component’s handling, moisture sensitivity and mounting instructions, together with the agreed inspection and functional-test scope.

At EBest Circuit, we support PCB fabrication, component sourcing and PCBA projects, with suitability confirmed against the actual design. Send the processor package specification, PCB files, BOM, quantities and test requirements to sales@bestpcbs.com for a project-specific review.

Tags: , , , ,
Posted in best pcb, PCB Technology, PCBA | No Comments »

What Is SSOP Package? Dimensions, PCB Footprint, Soldering, and Applications

October 1st, 2026

An SSOP package, or Shrink Small Outline Package, is a surface-mount IC package with gull-wing leads on two sides. It gives designers a compact, leaded package whose solder joints remain visible around the body.

SSOP is a package family, not one fixed mechanical outline. Two parts described as SSOP may use different body widths, lead spans, pitches, heights, and PCB land patterns, so the exact package code and manufacturer’s drawing must guide footprint design and assembly.

SSOP package, elongated fine-pitch IC mounted on a complete PCB module at an electronics inspection bench

What Is SSOP Package?

SSOP stands for Shrink Small Outline Package, a compact surface-mount IC package with gull-wing leads arranged along two opposite sides. Compared with a standard SOIC of similar pin count, an SSOP generally uses a narrower body and finer lead spacing, reducing PCB area while keeping the solder joints exposed for optical inspection and rework.

SSOP describes a package family rather than one interchangeable outline. Confirm the exact manufacturer’s package code and drawing before choosing a PCB footprint because body width, lead pitch, overall span, height, and land-pattern requirements can differ. The practical tradeoff is greater board density with less assembly margin, so stencil design, placement accuracy, and solder-bridge control need closer attention.

What Are the Standard SSOP Package Dimensions?

There is no single set of SSOP package dimensions for every device. The same SSOP label covers multiple JEDEC outlines, body widths, heights, lead counts, and pitches. Use the package code on the exact component datasheet before selecting or creating a footprint.

The examples below from the NXP SSOP package index show how dimensions can vary within one manufacturer’s package family. The body column reports package length × body width × the height value listed by NXP, which may be nominal or maximum depending on the outline.

Package Example Pitch Body (mm)
SSOP16, SOT338-1 0.65 mm 6.2 × 5.3 × 2.0
SSOP20, SOT339-1 0.65 mm 7.2 × 5.3 × 2.0
SSOP24, SOT340-1 0.65 mm 8.2 × 5.3 × 2.0
SSOP28, SOT341-1 0.65 mm 10.2 × 5.3 × 2.0
SSOP16, SOT519-1 0.635 mm 4.9 × 3.9 × 1.73
SSOP48, SOT370-1 0.635 mm 15.9 × 7.5 × 2.8

These examples explain why SSOP-16 package dimensions or SSOP-20 package dimensions cannot be inferred from pin count alone. A 16-pin SSOP package can belong to a 5.3 mm-wide, 0.65 mm family or a 3.9 mm-wide, 0.635 mm family. Likewise, an SSOP-28 package should be checked by its package drawing rather than by an unqualified library name.

What Lead Pitch Does an SSOP Package Use?

A 0.65 mm lead pitch is common, but it is not universal. Official manufacturer package libraries also list 0.635 mm and 0.64 mm SSOP families, so the pitch must come from the exact package drawing or orderable-part datasheet.

Pitch is the center-to-center distance between adjacent leads. It controls pad spacing, solder-mask geometry, routing escape, stencil behavior, placement tolerance, and the optical resolution needed to detect bridges. Do not assume that a 0.65 mm footprint is compatible with a 0.635 mm package because the difference looks small; the offset accumulates across the lead row.

Confirm the pitch together with body width, lead count, overall lead span, lead width, lead length, and package height. Use that complete set of dimensions, not the pitch alone, to choose or build the PCB land pattern.

How Should You Design an SSOP PCB Footprint?

Build or select the footprint from the exact package code and its recommended land pattern. Component lead dimensions describe the part; they are not the same as the PCB pad dimensions needed to solder it.

  1. Confirm the exact package code: Start with the manufacturer’s part number, package suffix, pin count, and drawing code. A library name such as “SSOP-20” is not specific enough on its own.
  2. Check pitch and lead geometry: Read the specified pitch and the dimensional limits for lead width and length, body width and length, overall lead span, standoff, and coplanarity. A nominal body size alone does not show where every lead can land.
  3. Use the recommended land pattern: Prefer the component manufacturer’s current recommendation when one is available. For example, TI’s DB0028A drawing shows 0.45 × 1.85 mm lands on 0.65 mm pitch for that specific 28-lead outline, not for every SSOP-28 package.
  4. Check solder mask and paste openings: Confirm that the fabricator can hold the intended mask web and that stencil apertures suit the paste and assembly process. Excess paste can increase bridging, while too little paste can produce opens or weak joints.
  5. Verify pin 1 and component orientation: Align the footprint marker, silkscreen, courtyard, centroid rotation, and assembly drawing. Leave enough access around both lead rows for optical inspection and rework.

Never assume that two SSOP devices with the same pin count can share a footprint. Compare the complete drawing and recommended land pattern before reusing a library part.

What Is the Difference Between SOIC and SSOP Packages?

SSOP is usually the better choice when board area is tight, while SOIC generally offers more assembly and rework margin. The table compares the points that most often affect package selection; exact dimensions and performance still depend on the orderable device and its package drawing.

What Users Care About SOIC SSOP
PCB area Usually needs more board area for a similar lead count Usually uses less board area for a similar lead count
Common lead pitch Often 1.27 mm Often 0.65, 0.635, or 0.64 mm
Assembly margin Wider lead spacing gives more print and placement margin Tighter spacing needs closer stencil, placement, and reflow control
Prototyping and hand soldering Generally easier to place and solder manually Feasible with suitable tools, magnification, and operator control
Inspection and rework Exposed leads are easier to see and access Exposed leads remain visible, but tighter spacing makes bridges and rework more demanding
Footprint compatibility Not interchangeable with SSOP without checking the exact drawing and land pattern Needs its own checked land pattern rather than an assumed SOIC footprint

SOIC is often easier to prototype, inspect, and rework when board area is available. SSOP is useful when density matters and the assembly process can control the finer pitch. Neither is a drop-in substitute for the other, even when the pin count and electrical function appear to match. The SOIC package guide provides additional SOIC-specific detail.

What Is the Difference Between SSOP and TSSOP Packages?

TSSOP is a thinner small-outline package family and is often more compact than a comparable SSOP, but the names alone do not prove footprint compatibility. In TI’s 20-pin package comparison, the DB SSOP has a 2.00 mm maximum height, while the PW TSSOP has a 1.20 mm maximum and occupies less footprint area. That example illustrates the family difference; it does not define every SSOP or TSSOP.

Pitch is not a reliable shortcut because both families contain multiple outlines. NXP listings, for example, include TSSOP packages at 0.65 mm and 0.5 mm pitch, while its SSOP listings include 0.65 mm and 0.635 mm examples. Before changing packages, compare pitch, body width and length, lead span, lead dimensions, height, pinout, and the recommended land pattern from the exact device drawings.

The same pin count or device family does not make an SSOP and TSSOP mechanically interchangeable. Treat a package change as a PCB footprint check, not as a name-based substitution.

Where Are SSOP Packages Commonly Used?

SSOP packages are common where a dual-row leaded IC must fit into limited board space while keeping its joints optically accessible. The package appears across many device classes; it is not tied to a single circuit function.

  • Logic and I/O: Buffers, latches, bus-interface devices, and I/O expanders are often offered in this compact leaded format.
  • Data conversion: ADCs, DACs, and mixed-signal ICs may use SSOP when the layout needs moderate pin density and visible leads.
  • Interfaces and communications: Transceivers, line drivers, and serial-interface devices are common candidates when routing space is limited but optical inspection still matters.
  • Analog and control: Op-amps, sensor interfaces, controllers, and clock devices are available in SSOP options when their pin count and thermal needs fit the outline.
  • Compact equipment: Industrial controls, consumer electronics, audio/video products, and communication hardware use SSOP when the smaller mounting area justifies the finer-pitch assembly process.

In practice, the exact device and mechanical outline should drive the decision. An application label by itself is not a reason to choose SSOP.

What Should You Consider When Selecting an SSOP Package?

Select the electrical device first, then verify that its exact SSOP option fits the board, assembly process, inspection plan, and supply strategy. Package size cannot compensate for an incorrect function, rating, or lifecycle choice.

  • Does the IC meet the electrical requirement? Confirm function, pinout, ratings, speed, accuracy, interfaces, temperature range, and any thermal limits for the real board conditions.
  • Does the exact outline fit the available PCB space? Check the package suffix, lead count, body size, lead span, height, courtyard, and routing access rather than comparing body width alone.
  • Can the PCB and SMT process handle the pitch? Match the pad, mask, stencil, placement, and reflow requirements to the fabricator and assembler’s capabilities.
  • Can the package be inspected and reworked? Allow optical access to both lead rows and enough surrounding space for the planned inspection and rework tools.
  • Will the exact package remain available? Check the component’s lifecycle, authorized supply options, and qualified alternatives early enough to avoid a late footprint change.

How Is an SSOP Package Soldered to a PCB?

Production SSOP assembly normally uses solder-paste printing, pick-and-place, controlled reflow, and inspection. Fine lead spacing makes print volume and lead-to-pad alignment more sensitive than they are for a wider-pitch package, but there is no universal SSOP temperature profile.

  1. Print the solder paste: Align the stencil apertures with the pads and control deposit volume. Too much paste raises bridge risk; missing or incomplete deposits raise open-joint risk.
  2. Place the component: Match pin 1 and align both lead rows with their pads. A placement offset can push one row toward bridging while leaving too little overlap on the other.
  3. Reflow the assembly: Set the profile from the solder alloy and paste guidance, PCB thermal mass, and the component’s temperature limit. Board construction and nearby components change heating behavior, so a package name cannot supply one universal profile.
  4. Inspect the joints: After reflow, check the exposed gull-wing leads for bridging, opens, misalignment, lifted leads, and poor wetting, then use electrical testing where product risk and test access justify it.

Footprint dimensions, package and board tolerances, placement accuracy, flatness, solder paste, and stencil behavior work together. A correct package drawing cannot compensate for the wrong land pattern or a shifted paste print.

What Assembly Problems Can Occur With SSOP Packages?

The most common SSOP assembly problems are bridges, opens, misalignment, lifted leads, poor wetting, and orientation errors. Start with what is visible, then check the process condition most likely to have produced it.

Observation Likely Cause First Check
Solder bridge Excess or shifted paste, placement offset, pad or mask mismatch Paste deposits, stencil apertures, placement image, and pad spacing
Open or low-solder joint Missing paste, poor transfer, bent lead, coplanarity error, or weak wetting Paste deposit, lead plane, pad finish, profile, and visible wetting
Component skew Unequal deposits, placement error, or asymmetric reflow forces Pad symmetry, deposit balance, and pre-reflow placement
Lifted lead Lead damage, poor coplanarity, handling stress, or pad-height variation Incoming lead condition, seating plane, board flatness, and local joint gap
Poor wetting Oxidation, contamination, unsuitable profile, or expired/incorrect material Lead and pad finish, paste condition, cleanliness, and reflow profile
Wrong orientation Ambiguous marking or inconsistent library, CPL, feeder, and drawing data Pin 1 on the part, footprint, placement data, and AOI model

Do not repair the symptom before confirming the cause. Removing a bridge may restore continuity on one board, but a shifted stencil or incorrect footprint can repeat the same defect across the lot.

How Should SSOP Solder Joints Be Inspected?

Inspect SSOP joints with visual or automated optical methods first because the gull-wing leads and fillets are exposed. Judge the joints against the applicable product requirement and assembly standard rather than a generic online photograph.

  • Confirm identity and orientation: Verify the part marking, package suffix, pin 1, polarity where applicable, and seating position before judging individual joints.
  • Inspect the lead rows: Check lead-to-pad alignment, unintended connections, insufficient solder, lifted or damaged leads, visible wetting, and consistent fillet formation at the toe and heel regions that can be seen.
  • Use AOI for repeatable coverage: Program the correct package geometry and joint criteria. AOI can compare every visible lead quickly, but lighting, library setup, board contrast, and obstructions affect its results.
  • Apply X-ray only when justified: X-ray is not automatically required for an ordinary exposed-lead SSOP joint. Use it when a hidden feature, overlapping structure, adjacent bottom-terminated device, or failure investigation cannot be resolved optically.
  • Add electrical testing where needed: Continuity, shorts, in-circuit, or functional testing can reveal failures that appearance alone cannot prove. Electrical testing complements solder-joint inspection; it does not replace it.

IPC-A-610 is widely used for electronic-assembly acceptance, but the applicable revision and class must come from the product or customer requirement. Do not infer pass limits from a photograph.

FAQs About SSOP Packaging

Q1: What do codes such as DB and DBQ mean on an SSOP listing?

A1: They are manufacturer-specific package designators, not interchangeable names for one outline. For example, two SSOP codes can indicate different body widths or lead pitches. Match the code on the orderable part number to the drawing in the same datasheet.

Q2: Can an SSOP IC plug directly into a solderless breadboard?

A2: No. SSOP is a surface-mount package, and its fine lead spacing does not match a standard 2.54 mm breadboard grid. For prototyping, solder the IC to a suitable SSOP-to-DIP adapter or use a purpose-built carrier board.

Q3: What should you check before buying an SSOP-to-DIP adapter?

A3: Match the adapter to the exact pin count, lead pitch, body width, lead span, pad layout, and pin 1 orientation. A board labeled only “SSOP-16” may not fit every 16-lead SSOP outline.

Q4: Does the SSOP name guarantee RoHS compliance?

A4: No. SSOP describes the package family, not the terminal finish or environmental status. Check the exact orderable part number, material declaration, and applicable compliance documentation.

Q5: How should moisture-sensitive SSOP parts be stored before reflow?

A5: Follow the moisture-sensitivity label and the component manufacturer’s handling instructions. Keep unopened parts in their specified moisture-barrier packaging. After opening the bag, observe the stated floor life and use controlled dry storage or baking only when the product instructions and applicable J-STD-033 requirements call for it.

Conclusion

The safest SSOP design starts with the exact orderable part, not a generic library name. Before PCB layout, confirm its pitch, body dimensions, lead geometry, package code, and recommended land pattern. That work gives printing, placement, soldering, and inspection a sound starting point.

If your PCB uses SSOP or another fine-pitch SMT package, send the part number, datasheet, PCB files, BOM, quantity, and assembly requirements to sales@bestpcbs.com for review and quotation.

Tags: , , ,
Posted in PCB Knowledge | No Comments »

« Older Entries
Newer Entries »