{"id":38911,"date":"2026-11-12T19:48:01","date_gmt":"2026-11-12T11:48:01","guid":{"rendered":"https:\/\/www.bestpcbs.com\/blog\/?p=38911"},"modified":"2026-11-12T19:48:01","modified_gmt":"2026-11-12T11:48:01","slug":"22-layer-hdi-pcb","status":"publish","type":"post","link":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/","title":{"rendered":"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance"},"content":{"rendered":"<div id=\"ez-toc-container\" class=\"ez-toc-v2_0_89 ez-toc-wrap-left counter-hierarchy ez-toc-counter ez-toc-grey ez-toc-container-direction\">\n<div class=\"ez-toc-title-container\">\n<p class=\"ez-toc-title\" style=\"cursor:inherit\">Table of Contents<\/p>\n<span class=\"ez-toc-title-toggle\"><a href=\"#\" class=\"ez-toc-pull-right ez-toc-btn ez-toc-btn-xs ez-toc-btn-default ez-toc-toggle\" aria-label=\"Toggle Table of Content\"><span class=\"ez-toc-js-icon-con\"><span class=\"\"><span class=\"eztoc-hide\" style=\"display:none;\">Toggle<\/span><span class=\"ez-toc-icon-toggle-span\"><svg style=\"fill: #999;color:#999\" xmlns=\"http:\/\/www.w3.org\/2000\/svg\" class=\"list-377408\" width=\"20px\" height=\"20px\" viewBox=\"0 0 24 24\" fill=\"none\"><path d=\"M6 6H4v2h2V6zm14 0H8v2h12V6zM4 11h2v2H4v-2zm16 0H8v2h12v-2zM4 16h2v2H4v-2zm16 0H8v2h12v-2z\" fill=\"currentColor\"><\/path><\/svg><svg style=\"fill: #999;color:#999\" class=\"arrow-unsorted-368013\" xmlns=\"http:\/\/www.w3.org\/2000\/svg\" width=\"10px\" height=\"10px\" viewBox=\"0 0 24 24\" version=\"1.2\" baseProfile=\"tiny\"><path d=\"M18.2 9.3l-6.2-6.3-6.2 6.3c-.2.2-.3.4-.3.7s.1.5.3.7c.2.2.4.3.7.3h11c.3 0 .5-.1.7-.3.2-.2.3-.5.3-.7s-.1-.5-.3-.7zM5.8 14.7l6.2 6.3 6.2-6.3c.2-.2.3-.5.3-.7s-.1-.5-.3-.7c-.2-.2-.4-.3-.7-.3h-11c-.3 0-.5.1-.7.3-.2.2-.3.5-.3.7s.1.5.3.7z\"\/><\/svg><\/span><\/span><\/span><\/a><\/span><\/div>\n<nav><ul class='ez-toc-list ez-toc-list-level-1 ' ><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-1\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Is_a_22-Layer_HDI_PCB_and_Where_Is_It_Used\" >What Is a 22-Layer HDI PCB, and Where Is It Used?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-2\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Does_a_22-Layer_HDI_PCB_Stackup_Look_Like\" >What Does a 22-Layer HDI PCB Stackup Look Like?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-3\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#How_Do_1201_HDI_Structures_Support_Complex_Layer_Interconnections\" >How Do 1+20+1 HDI Structures Support Complex Layer Interconnections?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-4\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#How_Are_Microvias_Buried_Vias_and_Via-in-Pad_Designed_for_22-Layer_HDI_PCBs\" >How Are Microvias, Buried Vias, and Via-in-Pad Designed for 22-Layer HDI PCBs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-5\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Are_the_Critical_Design_Requirements_for_a_22-Layer_HDI_PCB\" >What Are the Critical Design Requirements for a 22-Layer HDI PCB?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-6\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#How_Can_Signal_Integrity_and_Controlled_Impedance_Be_Maintained_in_22-Layer_HDI_PCBs\" >How Can Signal Integrity and Controlled Impedance Be Maintained in 22-Layer HDI PCBs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-7\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#Which_PCB_Materials_Are_Suitable_for_High-Speed_22-Layer_HDI_Designs\" >Which PCB Materials Are Suitable for High-Speed 22-Layer HDI Designs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-8\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Are_the_Main_Challenges_and_Solutions_in_22-Layer_HDI_PCB_Manufacturing\" >What Are the Main Challenges and Solutions in 22-Layer HDI PCB Manufacturing?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-9\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#How_Are_22-Layer_HDI_PCBs_Fabricated_and_Quality_Tested\" >How Are 22-Layer HDI PCBs Fabricated and Quality Tested?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-10\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Should_You_Consider_When_Prototyping_a_Complex_22-Layer_HDI_PCB\" >What Should You Consider When Prototyping a Complex 22-Layer HDI PCB?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-11\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Is_the_Lead_Time_for_22-Layer_HDI_PCB_Prototyping_and_Production\" >What Is the Lead Time for 22-Layer HDI PCB Prototyping and Production?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-12\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#What_Factors_Affect_22-Layer_HDI_PCB_Manufacturing_Costs\" >What Factors Affect 22-Layer HDI PCB Manufacturing Costs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-13\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#Why_Choose_EBest_Circuit_for_22-Layer_HDI_PCB_Manufacturing\" >Why Choose EBest Circuit for 22-Layer HDI PCB Manufacturing?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-14\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#FAQs_About_22-Layer_HDI_PCB_Design_Manufacturing\" >FAQs About 22-Layer HDI PCB Design &amp; Manufacturing<\/a><\/li><\/ul><\/nav><\/div>\n<div class=\"yzp-no-index\"><\/div><style id=\"post-38911-presentation-guard\">\nbody.postid-38911 h1._title,.article-22-layer-hdi-pcb h2,.article-22-layer-hdi-pcb p,.article-22-layer-hdi-pcb li,.article-22-layer-hdi-pcb td{word-break:normal!important;overflow-wrap:normal!important;hyphens:none!important;white-space:normal!important}\n.article-22-layer-hdi-pcb h2{border:0!important;border-left:4px solid #1e73be!important;border-radius:0!important;background:transparent!important;box-shadow:none!important;padding-left:12px!important}\n.article-22-layer-hdi-pcb figure.wp-block-image img{display:block;max-width:100%;height:auto;margin:0 auto}.article-22-layer-hdi-pcb figure.wp-block-table{max-width:100%!important;margin:1em 0!important;overflow:visible!important}.article-22-layer-hdi-pcb figure.wp-block-table table{width:100%!important;max-width:100%!important;min-width:0!important;border-collapse:collapse!important;table-layout:fixed!important}.article-22-layer-hdi-pcb figure.wp-block-table table,.article-22-layer-hdi-pcb figure.wp-block-table td{border:1px solid #000!important}.article-22-layer-hdi-pcb figure.wp-block-table td{min-width:0!important;padding:7px!important;white-space:normal!important;vertical-align:top!important;overflow-wrap:anywhere!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"],body.postid-38911 #content div[class^=\"ez-toc-v2_\"]{display:table!important;visibility:visible!important;position:relative!important;box-sizing:content-box!important;width:95%!important;margin:0 auto 1em 0!important;padding:10px 20px 10px 10px!important;background:#f9f9f9!important;border:1px solid #aaa!important;border-radius:4px!important;box-shadow:0 1px 1px rgba(0,0,0,.05)!important;color:#333!important;opacity:1!important;direction:ltr!important;font-size:16px!important;font-weight:400!important;line-height:24px!important;text-align:left!important;overflow:visible!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-title-container,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-title-container{display:flex!important;align-items:flex-start!important;justify-content:space-between!important;width:100%!important;min-height:34px!important;margin:0 0 4px!important;padding:0!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-title,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-title{display:block!important;flex:1 1 auto!important;margin:0!important;padding:0!important;font-size:16px!important;font-weight:400!important;line-height:30px!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] ul.ez-toc-list,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] ul.ez-toc-list{box-sizing:border-box!important;margin:0!important;padding:0!important;background:none!important;list-style:none!important;line-height:1.6!important;counter-reset:item!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] ul.ez-toc-list>li,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] ul.ez-toc-list>li{display:flex!important;align-items:flex-start!important;margin:0!important;padding:0 0 0 4px!important;background:none!important;list-style:none!important;line-height:1.6!important;counter-increment:item 1!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] ul.ez-toc-list>li::before,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] ul.ez-toc-list>li::before{content:counter(item) \".\"!important;display:block!important;min-width:18px!important;margin:0 10px 0 0!important;flex-shrink:0!important;text-align:right!important;white-space:nowrap!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-number,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-number{display:none!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] ul.ez-toc-list li>a.ez-toc-link,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] ul.ez-toc-list li>a.ez-toc-link{display:block!important;flex:1 1 auto!important;min-width:0!important;margin:0!important;padding:0!important;color:#333!important;font-size:16px!important;font-weight:400!important;line-height:1.6!important;text-decoration:none!important;border:0!important;box-shadow:none!important;white-space:normal!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"].ez-toc-counter nav ul li a::before,body.postid-38911 #content div[class^=\"ez-toc-v2_\"].ez-toc-counter nav ul li a::before{content:none!important;display:none!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-title-toggle,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-title-toggle{display:block!important;flex:0 0 38px!important;width:38px!important;height:34px!important;margin:0!important;padding:0!important;border:0!important;background:transparent!important;box-shadow:none!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] a.ez-toc-toggle,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] a.ez-toc-toggle{display:flex!important;align-items:center!important;justify-content:center!important;box-sizing:border-box!important;width:38px!important;height:34px!important;margin:0!important;padding:0!important;border:1px solid #aaa!important;border-radius:4px!important;background:transparent!important;box-shadow:none!important;color:#777!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-js-icon-con,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-js-icon-con{display:block!important;position:relative!important;box-sizing:border-box!important;width:36px!important;height:32px!important;margin:0!important;padding:0!important;border:0!important;background:transparent!important;overflow:hidden!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-icon-toggle-span,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-icon-toggle-span{display:flex!important;align-items:center!important;justify-content:center!important;width:36px!important;height:32px!important}\nbody.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-title-toggle::before,body.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-title-toggle::after,body.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-toggle::before,body.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"] .ez-toc-toggle::after,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-title-toggle::before,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-title-toggle::after,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-toggle::before,body.postid-38911 #content div[class^=\"ez-toc-v2_\"] .ez-toc-toggle::after{content:none!important;display:none!important}\nbody.postid-38911 .ez-toc-section{scroll-margin-top:165px!important}\n@media(max-width:768px){body.postid-38911 #content [role=\"navigation\"][aria-label=\"Table of Contents\"],body.postid-38911 #content div[class^=\"ez-toc-v2_\"]{box-sizing:border-box!important;width:100%!important;padding:10px!important}body.postid-38911 #content .ez-toc-list{column-count:1!important;column-gap:0!important}.article-22-layer-hdi-pcb figure.wp-block-table td{padding:5px!important;font-size:13px!important}}\n<\/style>\n<div class=\"article-22-layer-hdi-pcb\">\n<p>An <a href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\"><strong>22-layer HDI PCB<\/strong><\/a> must accommodate dense BGA routing, high-speed signals, complex buried vias, and multiple power planes within strict manufacturing limits. When a design requires <strong>0.10 mm microvias, deep buried vias, \u00b110% impedance tolerance, and a fixed board thickness<\/strong>, can these requirements be achieved without changing the original layout?<\/p>\n<p>Possibly, but not on assumption alone. The proposed stackup, via spans, material constructions, and finished trace geometry must be checked together before an unchanged layout can be approved for fabrication.<\/p>\n<p><a href=\"https:\/\/www.bestpcbs.com\/\">EBest Circuit<\/a> provides <strong>multilayer PCB manufacturing, HDI fabrication, and DFM review<\/strong> for complex electronic projects. We help customers evaluate stackup construction, interconnection reliability, material compatibility, and manufacturing feasibility before prototyping and production.<\/p>\n<figure class=\"wp-block-image size-full\"><img fetchpriority=\"high\" class=\"wp-image-38913\" src=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg\" alt=\"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" width=\"600\" height=\"400\" loading=\"eager\" decoding=\"async\" srcset=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg 600w, https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1-300x200.jpg 300w\" sizes=\"(max-width: 600px) 100vw, 600px\" \/><\/figure>\n<h2 id=\"what-is-a-22-layer-hdi-pcb-and-where-is-it-used\"><span class=\"ez-toc-section\" id=\"What_Is_a_22-Layer_HDI_PCB_and_Where_Is_It_Used\"><\/span>What Is a 22-Layer HDI PCB, and Where Is It Used?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>An <a href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\"><strong>22-layer HDI PCB<\/strong><\/a> contains 22 conductive copper layers with high-density interconnections such as laser microvias, blind vias, buried vias, and via-in-pad structures. It provides additional routing capacity for high-pin-count components while reducing the space occupied by conventional through-hole connections.<\/p>\n<p>Typical applications include:<\/p>\n<ul>\n<li><strong>High-speed computing and FPGA boards:<\/strong> High-pin-count BGAs, DDR memory, SerDes interfaces, and multiple power domains.<\/li>\n<li><strong>Networking and telecommunications:<\/strong> Switches, routers, and communication equipment requiring controlled impedance and low-loss transmission.<\/li>\n<li><strong>Industrial VME systems:<\/strong> Processor cards with fixed mechanical dimensions, backplane connectors, and high-density routing.<\/li>\n<li><strong>Medical instrumentation:<\/strong> High-channel-count signal acquisition, imaging, and processing equipment.<\/li>\n<li><strong>Aerospace electronics:<\/strong> Compact control and communication hardware with project-specific reliability requirements.<\/li>\n<\/ul>\n<p><strong>Not every 22-layer PCB requires HDI construction.<\/strong> Conventional multilayer fabrication may be sufficient when through-holes provide adequate routing space. HDI becomes more appropriate when BGA fanout, routing density, or signal transitions cannot be accommodated efficiently using conventional vias.<\/p>\n<h2 id=\"what-does-a-22-layer-hdi-pcb-stackup-look-like\"><span class=\"ez-toc-section\" id=\"What_Does_a_22-Layer_HDI_PCB_Stackup_Look_Like\"><\/span>What Does a 22-Layer HDI PCB Stackup Look Like?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>A 22-layer <a href=\"https:\/\/www.bestpcbs.com\/products\/HDI-board.htm\"><strong>HDI PCB<\/strong><\/a> stackup distributes high-speed signal layers, ground planes, and power planes across 22 copper layers. Critical signal layers should be positioned next to suitable reference planes to support controlled impedance and continuous return-current paths.<\/p>\n<figure class=\"wp-block-image size-full\"><img class=\"wp-image-38914\" src=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-stackup.jpg\" alt=\"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" width=\"600\" height=\"400\" loading=\"lazy\" decoding=\"async\" srcset=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-stackup.jpg 600w, https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-stackup-300x200.jpg 300w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/figure>\n<p>The following is an example of a symmetrical functional layer arrangement.<\/p>\n<figure class=\"wp-block-table\">\n<table>\n<tbody>\n<tr>\n<td><strong>Layer Pair<\/strong><\/td>\n<td><strong>Layer Function<\/strong><\/td>\n<\/tr>\n<tr>\n<td>L1 \/ L22<\/td>\n<td>Outer signal and BGA breakout<\/td>\n<\/tr>\n<tr>\n<td>L2 \/ L21<\/td>\n<td>Ground reference<\/td>\n<\/tr>\n<tr>\n<td>L3 \/ L20<\/td>\n<td>High-speed signal<\/td>\n<\/tr>\n<tr>\n<td>L4 \/ L19<\/td>\n<td>Ground reference<\/td>\n<\/tr>\n<tr>\n<td>L5 \/ L18<\/td>\n<td>Internal signal<\/td>\n<\/tr>\n<tr>\n<td>L6 \/ L17<\/td>\n<td>Power distribution<\/td>\n<\/tr>\n<tr>\n<td>L7 \/ L16<\/td>\n<td>Ground reference<\/td>\n<\/tr>\n<tr>\n<td>L8 \/ L15<\/td>\n<td>Internal signal<\/td>\n<\/tr>\n<tr>\n<td>L9 \/ L14<\/td>\n<td>Ground reference<\/td>\n<\/tr>\n<tr>\n<td>L10 \/ L13<\/td>\n<td>High-speed signal<\/td>\n<\/tr>\n<tr>\n<td>L11 \/ L12<\/td>\n<td>Central ground reference<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<\/figure>\n<p>L3 and L20 can carry controlled-impedance stripline signals, while L10 and L13 provide additional high-speed routing channels. The remaining signal layers accommodate BGA fanout and internal connections.<\/p>\n<p>A production-ready stackup also requires:<\/p>\n<ul>\n<li><strong>Core and prepreg materials:<\/strong> Actual material constructions and dielectric properties.<\/li>\n<li><strong>Dielectric thickness:<\/strong> Individual spacing between copper layers.<\/li>\n<li><strong>Copper thickness:<\/strong> Finished copper weights for signal and power layers.<\/li>\n<li><strong>Impedance calculations:<\/strong> Trace geometry and reference-plane relationships for each controlled layer.<\/li>\n<li><strong>Lamination balance:<\/strong> Suitable copper distribution and mechanical stability.<\/li>\n<\/ul>\n<p>For a <strong>2.25 mm nominal finished thickness<\/strong>, the complete copper and dielectric construction must fit the approved mechanical requirements. Dielectric spacing cannot be adjusted independently because it also affects impedance and drilling geometry.<\/p>\n<h2 id=\"how-do-1-20-1-hdi-structures-support-complex-layer-interconnections\"><span class=\"ez-toc-section\" id=\"How_Do_1201_HDI_Structures_Support_Complex_Layer_Interconnections\"><\/span>How Do 1+20+1 HDI Structures Support Complex Layer Interconnections?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>A <strong>22-layer 1+20+1 HDI PCB<\/strong> consists of a 20-layer central structure with one HDI buildup layer on each side. Outer microvias provide compact surface connections, while buried vias and through-holes connect the required internal layers.<\/p>\n<p>The main interconnections include:<\/p>\n<ul>\n<li><strong>L1\u2013L2 laser microvias:<\/strong> Connect top-side BGA pads and traces to the adjacent layer.<\/li>\n<li><strong>L21\u2013L22 laser microvias:<\/strong> Provide corresponding bottom-side connections.<\/li>\n<li><strong>Internal buried vias:<\/strong> Connect selected layers without reaching the finished outer surfaces.<\/li>\n<li><strong>L1\u2013L22 plated through-holes:<\/strong> Provide full-depth connections where required.<\/li>\n<\/ul>\n<p>When a signal microvia terminates on a ground-reference layer, its capture pad must be isolated from the surrounding ground copper and connected to the intended signal network.<\/p>\n<p><strong>1+20+1 versus 2+18+2 HDI construction<\/strong><\/p>\n<ul>\n<li><strong>1+20+1:<\/strong> Suitable when one buildup level on each side provides sufficient BGA breakout and internal routing access.<\/li>\n<li><strong>2+18+2:<\/strong> Provides additional buildup connections for denser routing but requires more sequential lamination and microvia processing.<\/li>\n<\/ul>\n<p>The appropriate construction depends on BGA escape routing, required layer transitions, and interconnect reliability. Additional buildup levels should address a specific routing limitation.<\/p>\n<h2 id=\"how-are-microvias-buried-vias-and-via-in-pad-designed-for-22-layer-hdi-pcbs\"><span class=\"ez-toc-section\" id=\"How_Are_Microvias_Buried_Vias_and_Via-in-Pad_Designed_for_22-Layer_HDI_PCBs\"><\/span>How Are Microvias, Buried Vias, and Via-in-Pad Designed for 22-Layer HDI PCBs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>22-layer HDI PCB via design<\/strong> must balance routing density, drilling depth, copper plating, and interconnect reliability.<\/p>\n<figure class=\"wp-block-image size-full\"><img class=\"wp-image-38915\" src=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-microvia.jpg\" alt=\"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" width=\"600\" height=\"400\" loading=\"lazy\" decoding=\"async\" srcset=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-microvia.jpg 600w, https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-microvia-300x200.jpg 300w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/figure>\n<ul>\n<li>\n<p><strong>Laser microvias:<\/strong> A <strong>0.10 mm laser microvia<\/strong> provides a compact connection between adjacent buildup layers. Its feasibility depends on dielectric thickness, capture-pad dimensions, drilling geometry, and metallization. For example, a 0.10 mm laser-entry diameter with a 0.075 mm dielectric depth gives a nominal depth-to-diameter ratio of 0.75:1.<\/p>\n<\/li>\n<li>\n<p><strong>BGA via-in-pad:<\/strong> Filled and capped microvias allow routing beneath fine-pitch BGA pads. Copper filling, planarization, and capping must produce a flat, solderable surface. Voids or uneven capping can affect solder-joint quality.<\/p>\n<\/li>\n<li>\n<p><strong>Mechanical buried vias:<\/strong> An L2\u2013L21 buried via may extend through most of the central structure. At approximately 2.0 mm drilling depth, a <strong>0.20 mm drill diameter produces a 10:1 aspect ratio<\/strong>, while a <strong>0.25 mm drill produces 8:1<\/strong>. If these dimensions represent finished holes, the actual drill sizes and aspect ratios must be recalculated.<\/p>\n<\/li>\n<li>\n<p><strong>Plated through-holes:<\/strong> Through-holes provide full-depth connections but consume routing space throughout the stackup. Unused portions of high-speed signal vias can create stubs, making antipad optimization or backdrilling relevant.<\/p>\n<\/li>\n<\/ul>\n<p><strong>Deep buried-via manufacturability depends on hole-wall preparation and copper plating continuity.<\/strong> High aspect ratios make uniform copper deposition more difficult. The drilling and plating processes must therefore be evaluated against the actual hole depth, not simply the specified diameter.<\/p>\n<h2 id=\"what-are-the-critical-design-requirements-for-a-22-layer-hdi-pcb\"><span class=\"ez-toc-section\" id=\"What_Are_the_Critical_Design_Requirements_for_a_22-Layer_HDI_PCB\"><\/span>What Are the Critical Design Requirements for a 22-Layer HDI PCB?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>A <strong>22-layer HDI PCB<\/strong> must meet its electrical, dimensional, and fabrication requirements within one approved construction.<\/p>\n<p>The following represents a demanding high-speed PCB project.<\/p>\n<figure class=\"wp-block-table\">\n<table>\n<tbody>\n<tr>\n<td><strong>Design Parameter<\/strong><\/td>\n<td><strong>Example Specification<\/strong><\/td>\n<\/tr>\n<tr>\n<td>PCB layers<\/td>\n<td>22<\/td>\n<\/tr>\n<tr>\n<td>Board dimensions<\/td>\n<td>228.35 \u00d7 160 mm<\/td>\n<\/tr>\n<tr>\n<td>Finished thickness<\/td>\n<td>2.25 mm \u00b110%<\/td>\n<\/tr>\n<tr>\n<td>HDI construction<\/td>\n<td>1+20+1<\/td>\n<\/tr>\n<tr>\n<td>Laser microvias<\/td>\n<td>0.10 mm, L1\u2013L2 \/ L21\u2013L22<\/td>\n<\/tr>\n<tr>\n<td>Mechanical buried vias<\/td>\n<td>0.20 \/ 0.25 mm, L2\u2013L21<\/td>\n<\/tr>\n<tr>\n<td>Plated through-holes<\/td>\n<td>0.25 mm<\/td>\n<\/tr>\n<tr>\n<td>Minimum trace \/ spacing<\/td>\n<td>85 \/ 100 \u00b5m<\/td>\n<\/tr>\n<tr>\n<td>BGA pitch<\/td>\n<td>0.8 \/ 1.0 mm<\/td>\n<\/tr>\n<tr>\n<td>Inner signal copper<\/td>\n<td>17 \u00b5m<\/td>\n<\/tr>\n<tr>\n<td>Selected power-plane copper<\/td>\n<td>35 \u00b5m<\/td>\n<\/tr>\n<tr>\n<td>Outer copper<\/td>\n<td>17 \u00b5m base, approximately 32 \u00b5m finished<\/td>\n<\/tr>\n<tr>\n<td>Controlled impedance<\/td>\n<td>40\/50\u03a9 single-ended; 80\/100\u03a9 differential, \u00b110%<\/td>\n<\/tr>\n<tr>\n<td>High-speed interfaces<\/td>\n<td>SerDes up to 6.25 Gb\/s; DDR3<\/td>\n<\/tr>\n<tr>\n<td>Surface finish<\/td>\n<td>ENIG<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<\/figure>\n<p>These are example project requirements, not guaranteed manufacturing capabilities.<\/p>\n<p>Three constraints require particular attention:<\/p>\n<ul>\n<li><strong>Fixed thickness:<\/strong> The approved 2.25 mm nominal thickness must accommodate all copper and dielectric layers. A \u00b110% finished-thickness tolerance does not authorize an unapproved change to the nominal stackup.<\/li>\n<li><strong>Fine-line geometry:<\/strong> An 85 \u00b5m trace must be evaluated against its finished copper thickness. Internal and external layers may require different etching compensation.<\/li>\n<li><strong>Impedance tolerance:<\/strong> A <strong>40\u03a9 \u00b110%<\/strong> requirement permits only <strong>\u00b14\u03a9 deviation<\/strong>, which is tighter than a generic \u00b15\u03a9 tolerance and requires specific capability confirmation.<\/li>\n<\/ul>\n<p>Industrial boards may also contain hundreds of press-fit connector holes. For example, a VME board requiring <strong>105 holes at 0.60 mm and 320 holes at 1.00 mm<\/strong> needs connector-specific finished-hole tolerances, plating specifications, and board-thickness compatibility.<\/p>\n<p>ENIG used on BGA solder pads does not automatically qualify the finish inside every press-fit hole.<\/p>\n<h2 id=\"how-can-signal-integrity-and-controlled-impedance-be-maintained-in-22-layer-hdi-pcbs\"><span class=\"ez-toc-section\" id=\"How_Can_Signal_Integrity_and_Controlled_Impedance_Be_Maintained_in_22-Layer_HDI_PCBs\"><\/span>How Can Signal Integrity and Controlled Impedance Be Maintained in 22-Layer HDI PCBs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>Controlled impedance in a 22-layer HDI PCB<\/strong> depends on finished trace geometry, dielectric spacing, copper thickness, material properties, and reference-plane continuity.<\/p>\n<p>For high-speed interfaces such as SerDes and DDR3, the main requirements are:<\/p>\n<ul>\n<li><strong>Finished conductor dimensions:<\/strong> Calculate impedance using etched trace geometry, copper thickness, and differential-pair spacing rather than nominal CAD dimensions alone.<\/li>\n<li><strong>Continuous reference planes:<\/strong> Keep critical signals over suitable references and provide appropriate return-current paths during layer transitions.<\/li>\n<li><strong>Controlled via transitions:<\/strong> Review capture pads, antipads, via barrels, and unused stubs that can introduce reflections.<\/li>\n<li><strong>Transmission-line loss:<\/strong> Evaluate material Df, copper roughness, channel length, and connector transitions against the required insertion-loss budget.<\/li>\n<li><strong>Manufacturing verification:<\/strong> Use representative impedance coupons to measure controlled-impedance structures under agreed test conditions.<\/li>\n<\/ul>\n<p>For a <strong>100\u03a9 differential pair with \u00b110% tolerance<\/strong>, the acceptable measured range is 90\u2013110\u03a9.<\/p>\n<p>At <strong>6.25 Gb\/s NRZ signaling<\/strong>, the Nyquist frequency is approximately 3.125 GHz. Higher-frequency components also contribute to channel performance, making dielectric loss and via transitions important.<\/p>\n<p>DDR3 interfaces additionally require suitable clock and data-strobe routing, timing margins, and termination.<\/p>\n<p><strong>Meeting impedance tolerance does not guarantee complete signal integrity.<\/strong> Coupon testing verifies selected fabricated transmission lines, while full-channel performance requires electrical simulation or system-level validation.<\/p>\n<h2 id=\"which-pcb-materials-are-suitable-for-high-speed-22-layer-hdi-designs\"><span class=\"ez-toc-section\" id=\"Which_PCB_Materials_Are_Suitable_for_High-Speed_22-Layer_HDI_Designs\"><\/span>Which PCB Materials Are Suitable for High-Speed 22-Layer HDI Designs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>High-speed 22-layer HDI PCBs<\/strong> require laminates with suitable dielectric properties, thermal performance, available thicknesses, and compatibility with the specified HDI construction.<\/p>\n<p>Common material options include:<\/p>\n<ul>\n<li><strong><a href=\"https:\/\/www.isola-group.com\/wp-content\/uploads\/data-sheets\/i-tera-mt40__Dk_Df_Tables.pdf\" rel=\"nofollow noopener\" target=\"_blank\">Isola I-Tera MT40<\/a> \u2014 Very-low-loss laminate<\/strong><\/li>\n<\/ul>\n<p>Suitable for demanding high-speed digital applications. A published 0.051 mm core construction has <strong>Dk 3.30 and Df 0.0026 at 10 GHz<\/strong>. Other constructions have different values, so the selected core and prepreg specifications must be used for impedance calculations.<\/p>\n<ul>\n<li><strong><a href=\"https:\/\/industrial.panasonic.com\/content\/data\/EM\/PDF\/CDS_MEGTRON6_R-5775%28N%29_220401.pdf\" rel=\"nofollow noopener\" target=\"_blank\">Panasonic MEGTRON 6<\/a> \u2014 Ultra-low-loss laminate<\/strong><\/li>\n<\/ul>\n<p>Used in high-speed networking, communication, and computing systems. Panasonic lists <strong>Dk 3.34 and Df 0.0037 at 13 GHz<\/strong> for its R-5775(N) construction. Other variants have different dielectric properties and available constructions.<\/p>\n<ul>\n<li><strong>Shengyi S7439 \u2014 Low-loss high-speed laminate<\/strong><\/li>\n<\/ul>\n<p>Suitable for servers, switches, networking equipment, and backplanes. Shengyi lists <strong>Dk 3.80 and Df 0.0068 at 10 GHz<\/strong> using the specified IPC test method. Material selection depends on the required channel-loss budget and stackup.<\/p>\n<ul>\n<li><strong>ITEQ IT-968G \u2014 Very-low-loss, high-Tg laminate<\/strong><\/li>\n<\/ul>\n<p>Used in high-speed networking and server applications. For a specified 55% resin-content construction, ITEQ lists <strong>Dk 3.59 and Df 0.0050 at 10 GHz<\/strong>. Other resin contents produce different dielectric values.<\/p>\n<ul>\n<li><strong>TUC TU-862HF \u2014 High-Tg, halogen-free laminate<\/strong><\/li>\n<\/ul>\n<p>Suitable for multilayer applications requiring thermal stability and halogen-free construction. Published data for a specified 50% resin-content construction includes <strong>Dk 4.4 and Df 0.010 at 1 GHz<\/strong>. These figures use different test conditions from the higher-frequency data above and should not be compared directly.<\/p>\n<p>TU-862HF is not an automatic electrical replacement for I-Tera MT40 or MEGTRON 6.<\/p>\n<p><strong>Can materials be substituted without changing the original layout?<\/strong><\/p>\n<p>Substitution is possible only when the replacement satisfies the approved electrical and mechanical requirements.<\/p>\n<ol>\n<li><strong>Recalculate the stackup:<\/strong> Select available core and prepreg constructions that maintain the specified board thickness.<\/li>\n<li><strong>Recalculate impedance:<\/strong> Verify every controlled layer using the replacement material&#8217;s dielectric properties.<\/li>\n<li><strong>Check signal loss:<\/strong> Confirm that the substitute satisfies the required high-speed channel-loss budget.<\/li>\n<li><strong>Verify manufacturing compatibility:<\/strong> Evaluate lamination, thermal expansion, dimensional stability, and HDI processing.<\/li>\n<li><strong>Confirm permitted compensation:<\/strong> Determine whether allowable conductor adjustments can meet impedance requirements without changing the approved routing.<\/li>\n<\/ol>\n<p>For urgent prototypes, in-stock laminate materials may reduce sourcing delays. However, <strong>similar nominal Dk values do not guarantee equivalent impedance, insertion loss, or manufacturing behavior<\/strong>.<\/p>\n<p>Material substitutions affecting the approved construction require customer confirmation.<\/p>\n<h2 id=\"what-are-the-main-challenges-and-solutions-in-22-layer-hdi-pcb-manufacturing\"><span class=\"ez-toc-section\" id=\"What_Are_the_Main_Challenges_and_Solutions_in_22-Layer_HDI_PCB_Manufacturing\"><\/span>What Are the Main Challenges and Solutions in 22-Layer HDI PCB Manufacturing?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>22-layer HDI PCB manufacturing<\/strong> requires accurate layer registration, reliable interconnections, fine-line control, and dimensional stability.<\/p>\n<p>The primary challenges and solutions are:<\/p>\n<ul>\n<li><strong>Multilayer registration errors<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> Material movement during lamination can shift internal copper features and reduce alignment between buried vias and capture pads.<\/p>\n<p><strong>Solution:<\/strong> Apply material-specific dimensional compensation, controlled lamination conditions, and registration inspection before subsequent processing.<\/p>\n<ul>\n<li><strong>Deep buried-via plating defects<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> High-aspect-ratio holes may develop nonuniform barrel copper or plating discontinuities.<\/p>\n<p><strong>Solution:<\/strong> Use drilling, desmear, and plating processes suitable for the actual hole depth. Verify barrel copper continuity through microsection inspection.<\/p>\n<ul>\n<li><strong>Microvia interface failures<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> Poor target-pad preparation or insufficient metallization can create weak connections that may fail after thermal exposure.<\/p>\n<p><strong>Solution:<\/strong> Control laser drilling, pad preparation, copper deposition, filling, and capping. Apply structural and thermal reliability verification when required.<\/p>\n<ul>\n<li><strong>Fine-line and impedance variation<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> Etching variation or uneven finished copper thickness can alter conductor geometry and impedance.<\/p>\n<p><strong>Solution:<\/strong> Apply copper-dependent etching compensation, measure finished trace dimensions, and verify impedance with representative coupons.<\/p>\n<ul>\n<li><strong>Board warpage and thickness variation<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> Unbalanced copper distribution and dielectric construction can cause deformation during lamination.<\/p>\n<p><strong>Solution:<\/strong> Balance the stackup where practical, control lamination conditions, and inspect finished dimensions.<\/p>\n<ul>\n<li><strong>Press-fit connector-hole defects<\/strong><\/li>\n<\/ul>\n<p><strong>Challenge:<\/strong> Incorrect hole dimensions or plating may damage connections during installation.<\/p>\n<p><strong>Solution:<\/strong> Follow the connector manufacturer&#8217;s finished-hole and plating requirements, supported by dimensional inspection.<\/p>\n<h2 id=\"how-are-22-layer-hdi-pcbs-fabricated-and-quality-tested\"><span class=\"ez-toc-section\" id=\"How_Are_22-Layer_HDI_PCBs_Fabricated_and_Quality_Tested\"><\/span>How Are 22-Layer HDI PCBs Fabricated and Quality Tested?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>22-layer HDI PCB fabrication<\/strong> involves inner-layer processing, buried-via construction, central lamination, outer HDI buildup, and final verification.<\/p>\n<figure class=\"wp-block-image size-full\"><img class=\"wp-image-38916\" src=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-testing.jpg\" alt=\"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" width=\"600\" height=\"400\" loading=\"lazy\" decoding=\"async\" srcset=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-testing.jpg 600w, https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-testing-300x200.jpg 300w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/figure>\n<p>For a typical 1+20+1 structure, the manufacturing stages are:<\/p>\n<ol>\n<li><strong>Inner-layer fabrication:<\/strong> Image, etch, and inspect internal copper patterns using AOI.<\/li>\n<li><strong>Buried-via processing:<\/strong> Drill, desmear, metallize, and plate internal connections before subsequent lamination makes them inaccessible.<\/li>\n<li><strong>Central-structure lamination:<\/strong> Align and laminate the 20-layer central structure using the approved materials.<\/li>\n<li><strong>HDI buildup:<\/strong> Add outer dielectric and copper layers, laser-drill microvias, and complete metallization, filling, and capping where specified.<\/li>\n<li><strong>Final PCB processing:<\/strong> Complete applicable through-hole plating, outer-layer circuits, solder mask, ENIG, and profiling.<\/li>\n<\/ol>\n<p><strong>Quality verification includes:<\/strong><\/p>\n<ul>\n<li><strong>Electrical testing:<\/strong> Detects opens and shorts in the completed circuitry.<\/li>\n<li><strong>Microsection inspection:<\/strong> Examines buried-via copper, microvia interfaces, layer registration, and filling quality.<\/li>\n<li><strong>Impedance testing:<\/strong> Measures specified transmission-line structures using representative coupons.<\/li>\n<li><strong>Dimensional inspection:<\/strong> Confirms finished thickness, board outline, and critical connector-hole dimensions.<\/li>\n<li><strong>Thermal reliability testing:<\/strong> Evaluates interconnect behavior under agreed thermal-stress conditions when required.<\/li>\n<\/ul>\n<p>Inner-layer AOI is performed during fabrication to detect conductor defects before lamination.<\/p>\n<p>The applicable <strong>IPC-6012 performance class<\/strong> and project-specific requirements determine the acceptance criteria. Inspection records and required reports should be agreed upon before manufacturing.<\/p>\n<h2 id=\"what-should-you-consider-when-prototyping-a-complex-22-layer-hdi-pcb\"><span class=\"ez-toc-section\" id=\"What_Should_You_Consider_When_Prototyping_a_Complex_22-Layer_HDI_PCB\"><\/span>What Should You Consider When Prototyping a Complex 22-Layer HDI PCB?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>22-layer HDI PCB prototyping<\/strong> should verify a construction that can be repeated during production, not merely demonstrate that a small number of boards can be fabricated.<\/p>\n<p>Even a <strong>3\u20134-piece prototype order<\/strong> may require extensive engineering preparation when the design contains deep buried vias, filled microvias, and strict mechanical requirements.<\/p>\n<p>Before prototype release, confirm:<\/p>\n<ul>\n<li><strong>Stackup:<\/strong> Approved materials, dielectric thicknesses, copper weights, and layer assignments.<\/li>\n<li><strong>Via construction:<\/strong> Hole sizes, layer connections, and filling or capping requirements.<\/li>\n<li><strong>Impedance:<\/strong> Controlled layers, target values, tolerances, and permitted manufacturing compensation.<\/li>\n<li><strong>Mechanical specifications:<\/strong> Board dimensions, connector positions, finished-hole sizes, and critical tolerances.<\/li>\n<li><strong>Acceptance criteria:<\/strong> Required electrical, impedance, structural, and reliability verification.<\/li>\n<\/ul>\n<p>Any necessary material substitution or manufacturing adjustment should be approved before fabrication. Maintaining the intended production construction during prototyping reduces the risk of further qualification or redesign.<\/p>\n<h2 id=\"what-is-the-lead-time-for-22-layer-hdi-pcb-prototyping-and-production\"><span class=\"ez-toc-section\" id=\"What_Is_the_Lead_Time_for_22-Layer_HDI_PCB_Prototyping_and_Production\"><\/span>What Is the Lead Time for 22-Layer HDI PCB Prototyping and Production?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>The <strong>lead time for a 22-layer HDI PCB<\/strong> depends on material availability, manufacturing complexity, engineering approval, and testing requirements.<\/p>\n<p>The main scheduling factors are:<\/p>\n<ul>\n<li><strong>Materials:<\/strong> Availability of specified laminate and prepreg constructions.<\/li>\n<li><strong>HDI buildup:<\/strong> Sequential lamination, laser drilling, microvia filling, and capping.<\/li>\n<li><strong>Buried vias:<\/strong> Specialized drilling and plating requirements for deep mechanical holes.<\/li>\n<li><strong>Engineering approval:<\/strong> Resolution of stackup, impedance, or mechanical conflicts.<\/li>\n<li><strong>Testing:<\/strong> Required impedance measurements, microsections, and reliability verification.<\/li>\n<\/ul>\n<p>For urgent prototypes, complete fabrication data and approved material alternatives can reduce avoidable delays.<\/p>\n<p><strong>Prototype quantity alone does not determine lead time.<\/strong> A four-piece order may require the same critical processing stages as a larger production batch. Delivery should be confirmed after reviewing the approved construction, materials, and production capacity.<\/p>\n<h2 id=\"what-factors-affect-22-layer-hdi-pcb-manufacturing-costs\"><span class=\"ez-toc-section\" id=\"What_Factors_Affect_22-Layer_HDI_PCB_Manufacturing_Costs\"><\/span>What Factors Affect 22-Layer HDI PCB Manufacturing Costs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>The cost of a <strong>22-layer HDI PCB<\/strong> depends on materials, buildup structure, via complexity, fabrication tolerances, inspection, and order quantity.<\/p>\n<p>The main cost drivers include:<\/p>\n<ul>\n<li><strong>HDI buildup:<\/strong> Additional lamination and laser-drilling operations.<\/li>\n<li><strong>Via construction:<\/strong> Deep buried holes and filled or capped microvias.<\/li>\n<li><strong>Materials:<\/strong> Low-loss laminates and specialized dielectric constructions.<\/li>\n<li><strong>Fine-line fabrication:<\/strong> Tight conductor dimensions and reduced manufacturing margins.<\/li>\n<li><strong>Quality verification:<\/strong> Additional impedance testing, microsections, and reliability checks.<\/li>\n<li><strong>Order quantity:<\/strong> Engineering and setup costs spread across fewer prototype boards.<\/li>\n<\/ul>\n<p><strong>Cost optimization options include:<\/strong><\/p>\n<ul>\n<li>Use 1+20+1 instead of a higher-order buildup when routing permits.<\/li>\n<li>Avoid filled vias where they are not needed for electrical or assembly requirements.<\/li>\n<li>Review noncritical tolerances that unnecessarily restrict manufacturing.<\/li>\n<li>Consider approved materials already available for production.<\/li>\n<li>Maintain a consistent construction between prototypes and later batches.<\/li>\n<\/ul>\n<p>Any adjustment must preserve the required electrical performance, mechanical fit, and interconnect reliability.<\/p>\n<h2 id=\"why-choose-ebest-circuit-for-22-layer-hdi-pcb-manufacturing\"><span class=\"ez-toc-section\" id=\"Why_Choose_EBest_Circuit_for_22-Layer_HDI_PCB_Manufacturing\"><\/span>Why Choose EBest Circuit for 22-Layer HDI PCB Manufacturing?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>For a complex <strong>22-layer HDI PCB<\/strong>, you need clear answers about manufacturing feasibility, material availability, quality verification, and delivery before placing an order.<\/p>\n<p>EBest Circuit provides multilayer PCB fabrication, HDI manufacturing support, DFM review, and PCB assembly services.<\/p>\n<p>We can help you:<\/p>\n<ul>\n<li>\n<p><strong>Identify manufacturing conflicts before production:<\/strong> Submit your fabrication files for a <strong>free DFM check<\/strong> covering via depth, copper thickness, dielectric construction, and mechanical tolerances.<\/p>\n<\/li>\n<li>\n<p><strong>Evaluate complex HDI requirements:<\/strong> Our capability information includes special multilayer constructions up to <strong>32 layers<\/strong> and laser blind vias down to <strong>0.10 mm<\/strong>. We assess the complete proposed structure rather than relying only on individual process limits.<\/p>\n<\/li>\n<li>\n<p><strong>Review material alternatives:<\/strong> If the specified laminate is unavailable, we can evaluate candidate materials against the approved impedance, thickness, and manufacturing requirements.<\/p>\n<\/li>\n<li>\n<p><strong>Clarify quality verification:<\/strong> Define the required electrical tests, impedance measurements, microsections, and dimensional inspection records before production.<\/p>\n<\/li>\n<li>\n<p><strong>Support prototype-to-production continuity:<\/strong> Maintain the approved manufacturing revision, material specifications, and critical construction requirements for subsequent orders.<\/p>\n<\/li>\n<li>\n<p><strong>Combine PCB fabrication and assembly:<\/strong> We also provide SMT assembly, component sourcing, and specified testing for customers requiring complete PCBAs.<\/p>\n<\/li>\n<\/ul>\n<p>For demanding <strong>22-layer 1+20+1 HDI PCB projects<\/strong>, our engineering team can review the fabrication package and confirm the feasible manufacturing approach, quotation, and lead time.<\/p>\n<h2 id=\"faqs-about-22-layer-hdi-pcb-design-manufacturing\"><span class=\"ez-toc-section\" id=\"FAQs_About_22-Layer_HDI_PCB_Design_Manufacturing\"><\/span>FAQs About 22-Layer HDI PCB Design &amp; Manufacturing<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p><strong>Q1: Can an NDA be signed before sharing confidential PCB files?<\/strong><\/p>\n<p><strong>A1:<\/strong> Yes. Customers can request a non-disclosure agreement before submitting confidential design information. The terms and file-handling conditions should be agreed upon before technical data is exchanged.<\/p>\n<p><strong>Q2: Is IPC Class 3 required for every 22-layer HDI PCB?<\/strong><\/p>\n<p><strong>A2:<\/strong> No. The acceptance class depends on the product&#8217;s intended use and contractual reliability requirements. A 22-layer construction does not automatically require Class 3.<\/p>\n<p><strong>Q3: Can individual prototypes be serialized for traceability?<\/strong><\/p>\n<p><strong>A3:<\/strong> Serial-number marking can be specified in the fabrication requirements. The marking location, format, and required traceability records should be confirmed before manufacturing.<\/p>\n<p><strong>Q4: What happens if Gerber files and drill drawings contain different revisions?<\/strong><\/p>\n<p><strong>A4:<\/strong> Fabrication should not begin until the discrepancy is resolved. One approved revision must control the artwork, drilling data, stackup, and fabrication notes.<\/p>\n<p><strong>Q5: Can customer-supplied laminate materials be used?<\/strong><\/p>\n<p><strong>A5:<\/strong> Customer-supplied materials may be evaluated for identification, condition, traceability, dimensions, and process compatibility. Acceptance must be confirmed before fabrication.<\/p>\n<p><strong>Q6: Can different PCB designs be combined into one manufacturing panel?<\/strong><\/p>\n<p><strong>A6:<\/strong> Mixed-design panelization may be possible when the boards have compatible materials, thicknesses, copper constructions, and processing requirements. Different HDI structures may prevent combined production.<\/p>\n<p><strong>Q7: Can special packaging be requested for finished HDI PCBs?<\/strong><\/p>\n<p><strong>A7:<\/strong> Yes. Customers can specify individual board protection, moisture-control packaging, labeling, and other handling requirements appropriate to the product and shipping conditions.<\/p>\n<p><strong>Q8: Can a certificate of conformity be supplied with the PCB order?<\/strong><\/p>\n<p><strong>A8:<\/strong> A certificate of conformity can be requested as part of the agreed delivery documentation. It should identify the relevant order, product revision, and applicable acceptance requirements.<\/p>\n<p><strong>Q9: Which surface finish should be specified for a 22-layer HDI PCB?<\/strong><\/p>\n<p><strong>A9:<\/strong> The finish should be selected for the component termination, assembly process, storage period, flatness needs, and reliability requirements. Confirm the permitted finish and thickness in the fabrication notes before quotation.<\/p>\n<p><strong>Q10: Can a 22-layer HDI PCB include edge plating or castellated features?<\/strong><\/p>\n<p><strong>A10:<\/strong> These features may be feasible, but their geometry, copper coverage, board-edge clearance, panelization, and inspection requirements must be reviewed with the complete stackup and outline data.<\/p>\n<hr>\n<p>Are you developing a <strong>22-layer HDI PCB<\/strong> with dense BGA routing, deep buried vias, controlled impedance, or fixed mechanical dimensions? EBest Circuit can review your design requirements and assess manufacturing options for prototypes and production.<\/p>\n<p>Send your Gerber or ODB++ files, stackup, drill specifications, material requirements, <strong>quantity, required delivery date, and delivery location<\/strong> to <strong>sales@bestpcbs.com<\/strong>. Request a <strong>free DFM check<\/strong> and a quotation for your custom 22-layer HDI PCB project.<\/p>\n<\/div>\n","protected":false},"excerpt":{"rendered":"<p>Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.<\/p>\n","protected":false},"author":33247,"featured_media":38913,"comment_status":"open","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"_uf_show_specific_survey":0,"_uf_disable_surveys":false,"footnotes":""},"categories":[175,174,166],"tags":[9333,2927,2289,5100],"class_list":["post-38911","post","type-post","status-publish","format-standard","hentry","category-best-pcb","category-bestpcb","category-hdi-pcb","tag-22-layer-hdi-pcb","tag-controlled-impedance-pcb","tag-hdi-pcb-manufacturing","tag-hdi-pcb-stackup"],"acf":[],"aioseo_notices":[],"aioseo_head":"\n\t\t<!-- All in One SEO 5.0.4 - aioseo.com -->\n\t<meta name=\"description\" content=\"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.\" \/>\n\t<meta name=\"robots\" content=\"max-image-preview:large\" \/>\n\t<meta name=\"author\" content=\"Jessica, Jessica\"\/>\n\t<link rel=\"canonical\" href=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" \/>\n\t\t<meta name=\"generator\" content=\"All in One SEO (AIOSEO) 5.0.4\" \/>\n\t\t<meta property=\"og:locale\" content=\"en_US\" \/>\n\t\t<meta property=\"og:site_name\" content=\"PCB &amp; MCPCB - EBest PCB - More Technical Details &amp; News on PCB, MCPCB &amp; Ceramic PCB from EBest PCB\" \/>\n\t\t<meta property=\"og:type\" content=\"article\" \/>\n\t\t<meta property=\"og:title\" content=\"22-Layer HDI PCB Design &amp; Manufacturing: Stackup, Vias &amp; Impedance\" \/>\n\t\t<meta property=\"og:description\" content=\"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.\" \/>\n\t\t<meta property=\"og:url\" content=\"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/\" \/>\n\t\t<meta property=\"og:image\" content=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg\" \/>\n\t\t<meta property=\"og:image:secure_url\" content=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg\" \/>\n\t\t<meta property=\"og:image:width\" content=\"600\" \/>\n\t\t<meta property=\"og:image:height\" content=\"400\" \/>\n\t\t<meta property=\"article:published_time\" content=\"2026-11-12T11:48:01+00:00\" \/>\n\t\t<meta property=\"article:modified_time\" content=\"2026-11-12T11:48:01+00:00\" \/>\n\t\t<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/Bestpcbs1\" \/>\n\t\t<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n\t\t<meta name=\"twitter:site\" content=\"@bestpcbs\" \/>\n\t\t<meta name=\"twitter:title\" content=\"22-Layer HDI PCB Design &amp; Manufacturing: Stackup, Vias &amp; Impedance\" \/>\n\t\t<meta name=\"twitter:description\" content=\"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.\" \/>\n\t\t<meta name=\"twitter:creator\" content=\"@bestpcbs\" \/>\n\t\t<meta name=\"twitter:image\" content=\"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg\" \/>\n\t\t<script type=\"application\/ld+json\" class=\"aioseo-schema\">\n\t\t\t{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"BlogPosting\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#blogposting\",\"name\":\"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance\",\"headline\":\"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance\",\"author\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/author\\\/jessica\\\/#author\"},\"publisher\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#organization\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/11\\\/22-layer-hdi-pcb-1.jpg\",\"width\":600,\"height\":400,\"caption\":\"22-Layer HDI PCB, https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/\"},\"datePublished\":\"2026-11-12T19:48:01+08:00\",\"dateModified\":\"2026-11-12T19:48:01+08:00\",\"inLanguage\":\"en-US\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#webpage\"},\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#webpage\"},\"articleSection\":\"best pcb, bestpcb, HDI PCB, 22-Layer HDI PCB, Controlled Impedance PCB, HDI PCB Manufacturing, HDI PCB Stackup\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#breadcrumblist\",\"itemListElement\":[{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#listItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/category\\\/hdi-pcb\\\/#listItem\",\"name\":\"HDI PCB\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/category\\\/hdi-pcb\\\/#listItem\",\"position\":2,\"name\":\"HDI PCB\",\"item\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/category\\\/hdi-pcb\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#listItem\",\"name\":\"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#listItem\",\"name\":\"Home\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#listItem\",\"position\":3,\"name\":\"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance\",\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/category\\\/hdi-pcb\\\/#listItem\",\"name\":\"HDI PCB\"}}]},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#organization\",\"name\":\"PCB & MCPCB - Best Technology\",\"description\":\"More Technical Details & News on PCB, MCPCB & Ceramic PCB from EBest PCB\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/\",\"telephone\":\"+8675529091601\",\"logo\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/wp-content\\\/uploads\\\/2025\\\/08\\\/logo.png\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#organizationLogo\"},\"image\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#organizationLogo\"},\"sameAs\":[\"https:\\\/\\\/www.facebook.com\\\/Bestpcbs1\",\"https:\\\/\\\/twitter.com\\\/bestpcbs\",\"https:\\\/\\\/www.youtube.com\\\/channel\\\/UCJsTR02i6mtLFnBBNC_i4bQ\\\/featured\",\"https:\\\/\\\/www.linkedin.com\\\/company\\\/best-pcb-technology\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/author\\\/jessica\\\/#author\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/author\\\/jessica\\\/\",\"name\":\"Jessica, Jessica\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#authorImage\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/5c4fd158c0480577de347b49ba974e2a?s=96&d=mm&r=g\",\"width\":96,\"height\":96,\"caption\":\"Jessica, Jessica\"}},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#webpage\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/\",\"name\":\"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance\",\"description\":\"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.\",\"inLanguage\":\"en-US\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#website\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#breadcrumblist\"},\"author\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/author\\\/jessica\\\/#author\"},\"creator\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/author\\\/jessica\\\/#author\"},\"image\":{\"@type\":\"ImageObject\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/wp-content\\\/uploads\\\/2026\\\/11\\\/22-layer-hdi-pcb-1.jpg\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#mainImage\",\"width\":600,\"height\":400,\"caption\":\"22-Layer HDI PCB, https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/2026\\\/11\\\/22-layer-hdi-pcb\\\/#mainImage\"},\"datePublished\":\"2026-11-12T19:48:01+08:00\",\"dateModified\":\"2026-11-12T19:48:01+08:00\"},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/\",\"name\":\"PCB & MCPCB - Best Technology\",\"description\":\"More Technical Details & News on PCB, MCPCB & Ceramic PCB from EBest PCB\",\"inLanguage\":\"en-US\",\"publisher\":{\"@id\":\"https:\\\/\\\/www.bestpcbs.com\\\/blog\\\/#organization\"}}]}\n\t\t<\/script>\n\t\t<!-- All in One SEO -->\n\n","aioseo_head_json":{"title":"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance","description":"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.","canonical_url":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/","robots":"max-image-preview:large","keywords":"","webmasterTools":{"miscellaneous":""},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"BlogPosting","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#blogposting","name":"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance","headline":"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance","author":{"@id":"https:\/\/www.bestpcbs.com\/blog\/author\/jessica\/#author"},"publisher":{"@id":"https:\/\/www.bestpcbs.com\/blog\/#organization"},"image":{"@type":"ImageObject","url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","width":600,"height":400,"caption":"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/"},"datePublished":"2026-11-12T19:48:01+08:00","dateModified":"2026-11-12T19:48:01+08:00","inLanguage":"en-US","mainEntityOfPage":{"@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#webpage"},"isPartOf":{"@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#webpage"},"articleSection":"best pcb, bestpcb, HDI PCB, 22-Layer HDI PCB, Controlled Impedance PCB, HDI PCB Manufacturing, HDI PCB Stackup"},{"@type":"BreadcrumbList","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#breadcrumblist","itemListElement":[{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/#listItem","position":1,"name":"Home","item":"https:\/\/www.bestpcbs.com\/blog\/","nextItem":{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/#listItem","name":"HDI PCB"}},{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/#listItem","position":2,"name":"HDI PCB","item":"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/","nextItem":{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#listItem","name":"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance"},"previousItem":{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/#listItem","name":"Home"}},{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#listItem","position":3,"name":"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance","previousItem":{"@type":"ListItem","@id":"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/#listItem","name":"HDI PCB"}}]},{"@type":"Organization","@id":"https:\/\/www.bestpcbs.com\/blog\/#organization","name":"PCB & MCPCB - Best Technology","description":"More Technical Details & News on PCB, MCPCB & Ceramic PCB from EBest PCB","url":"https:\/\/www.bestpcbs.com\/blog\/","telephone":"+8675529091601","logo":{"@type":"ImageObject","url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2025\/08\/logo.png","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#organizationLogo"},"image":{"@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#organizationLogo"},"sameAs":["https:\/\/www.facebook.com\/Bestpcbs1","https:\/\/twitter.com\/bestpcbs","https:\/\/www.youtube.com\/channel\/UCJsTR02i6mtLFnBBNC_i4bQ\/featured","https:\/\/www.linkedin.com\/company\/best-pcb-technology"]},{"@type":"Person","@id":"https:\/\/www.bestpcbs.com\/blog\/author\/jessica\/#author","url":"https:\/\/www.bestpcbs.com\/blog\/author\/jessica\/","name":"Jessica, Jessica","image":{"@type":"ImageObject","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#authorImage","url":"https:\/\/secure.gravatar.com\/avatar\/5c4fd158c0480577de347b49ba974e2a?s=96&d=mm&r=g","width":96,"height":96,"caption":"Jessica, Jessica"}},{"@type":"WebPage","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#webpage","url":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/","name":"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance","description":"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.","inLanguage":"en-US","isPartOf":{"@id":"https:\/\/www.bestpcbs.com\/blog\/#website"},"breadcrumb":{"@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#breadcrumblist"},"author":{"@id":"https:\/\/www.bestpcbs.com\/blog\/author\/jessica\/#author"},"creator":{"@id":"https:\/\/www.bestpcbs.com\/blog\/author\/jessica\/#author"},"image":{"@type":"ImageObject","url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#mainImage","width":600,"height":400,"caption":"22-Layer HDI PCB, https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/"},"primaryImageOfPage":{"@id":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/#mainImage"},"datePublished":"2026-11-12T19:48:01+08:00","dateModified":"2026-11-12T19:48:01+08:00"},{"@type":"WebSite","@id":"https:\/\/www.bestpcbs.com\/blog\/#website","url":"https:\/\/www.bestpcbs.com\/blog\/","name":"PCB & MCPCB - Best Technology","description":"More Technical Details & News on PCB, MCPCB & Ceramic PCB from EBest PCB","inLanguage":"en-US","publisher":{"@id":"https:\/\/www.bestpcbs.com\/blog\/#organization"}}]},"og:locale":"en_US","og:site_name":"PCB &amp; MCPCB - EBest PCB - More Technical Details &amp; News on PCB, MCPCB &amp; Ceramic PCB from EBest PCB","og:type":"article","og:title":"22-Layer HDI PCB Design &amp; Manufacturing: Stackup, Vias &amp; Impedance","og:description":"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.","og:url":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/","og:image":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","og:image:secure_url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","og:image:width":600,"og:image:height":400,"article:published_time":"2026-11-12T11:48:01+00:00","article:modified_time":"2026-11-12T11:48:01+00:00","article:publisher":"https:\/\/www.facebook.com\/Bestpcbs1","twitter:card":"summary_large_image","twitter:site":"@bestpcbs","twitter:title":"22-Layer HDI PCB Design &amp; Manufacturing: Stackup, Vias &amp; Impedance","twitter:description":"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.","twitter:creator":"@bestpcbs","twitter:image":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg"},"aioseo_meta_data":{"post_id":"38911","title":"22-Layer HDI PCB Design & Manufacturing: Stackup, Vias & Impedance","description":"Explore 22-layer HDI PCB stackup, microvias, impedance, materials, manufacturing challenges, and prototyping. Request a free DFM check.","keywords":null,"keyphrases":{"focus":{"keyphrase":"22-layer HDI PCB"},"additional":[]},"primary_term":null,"canonical_url":null,"og_title":null,"og_description":null,"og_object_type":"default","og_image_type":"custom_image","og_image_url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","og_image_width":"600","og_image_height":"400","og_image_custom_url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","og_image_custom_fields":null,"og_video":"","og_custom_url":null,"og_article_section":null,"og_article_tags":null,"twitter_use_og":true,"twitter_card":"default","twitter_image_type":"custom_image","twitter_image_url":null,"twitter_image_custom_url":"https:\/\/www.bestpcbs.com\/blog\/wp-content\/uploads\/2026\/11\/22-layer-hdi-pcb-1.jpg","twitter_image_custom_fields":null,"twitter_title":null,"twitter_description":null,"schema":{"blockGraphs":[],"customGraphs":[],"default":{"data":{"Article":[],"Course":[],"Dataset":[],"FAQPage":[],"Movie":[],"Person":[],"Product":[],"ProductReview":[],"Car":[],"Recipe":[],"Service":[],"SoftwareApplication":[],"WebPage":[]},"graphName":"","isEnabled":true},"graphs":[]},"schema_type":"default","schema_type_options":null,"pillar_content":false,"robots_default":true,"robots_noindex":false,"robots_noarchive":false,"robots_nosnippet":false,"robots_nofollow":false,"robots_noimageindex":false,"robots_noodp":false,"robots_notranslate":false,"robots_max_snippet":null,"robots_max_videopreview":null,"robots_max_imagepreview":"large","priority":0,"frequency":"default","local_seo":null,"breadcrumb_settings":null,"limit_modified_date":false,"ai":null,"created":"2026-11-12 11:28:51","updated":"2026-11-12 12:02:40","seo_analyzer_scan_date":null,"focus_keyword":"22-layer HDI PCB","additional_keywords":null,"truseo_locale":null},"aioseo_breadcrumb":"<div class=\"aioseo-breadcrumbs\"><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/www.bestpcbs.com\/blog\/\" title=\"Home\">Home<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">\u00bb<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/\" title=\"HDI PCB\">HDI PCB<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">\u00bb<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t22-Layer HDI PCB Design &amp; Manufacturing: Stackup, Vias &amp; Impedance\n\t\t<\/span><\/div>","aioseo_breadcrumb_json":[{"label":"Home","link":"https:\/\/www.bestpcbs.com\/blog\/"},{"label":"HDI PCB","link":"https:\/\/www.bestpcbs.com\/blog\/category\/hdi-pcb\/"},{"label":"22-Layer HDI PCB Design &#038; Manufacturing: Stackup, Vias &#038; Impedance","link":"https:\/\/www.bestpcbs.com\/blog\/2026\/11\/22-layer-hdi-pcb\/"}],"_links":{"self":[{"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/posts\/38911","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/users\/33247"}],"replies":[{"embeddable":true,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/comments?post=38911"}],"version-history":[{"count":1,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/posts\/38911\/revisions"}],"predecessor-version":[{"id":38917,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/posts\/38911\/revisions\/38917"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/media\/38913"}],"wp:attachment":[{"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/media?parent=38911"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/categories?post=38911"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.bestpcbs.com\/blog\/wp-json\/wp\/v2\/tags?post=38911"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}